Skip to Main content Skip to Navigation
Reports

VSDF : Synchronous Data Flow for VLSI

Alain Kerihuel 1 Roderick Mcconnell 1 Sanjay Rajopadhye 1
1 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : This article describes a modified Synchronous Data Flow model which is suitable for modeling synchronous VLSI circuits. The target model takes advantage of the synchronous nature of the operations to eliminate buffering between circuits where possible. We introduce a temporal notation, and define functions relevant to constructing a system.
Document type :
Reports
Complete list of metadata

https://hal.inria.fr/inria-00074339
Contributor : Rapport de Recherche Inria <>
Submitted on : Wednesday, May 24, 2006 - 3:05:54 PM
Last modification on : Thursday, February 11, 2021 - 2:48:03 PM
Long-term archiving on: : Sunday, April 4, 2010 - 10:15:46 PM

Identifiers

  • HAL Id : inria-00074339, version 1

Citation

Alain Kerihuel, Roderick Mcconnell, Sanjay Rajopadhye. VSDF : Synchronous Data Flow for VLSI. [Research Report] RR-2337, INRIA. 1994. ⟨inria-00074339⟩

Share

Metrics

Record views

278

Files downloads

459