HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Reports

From high level programming model to FPGA machines

Jean-Pierre Banâtre 1 Dominique Lavenier 2 Marc Vieillot 2
2 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Résumé : Disponible dans les fichiers attachés à ce document
Document type :
Reports
Complete list of metadata

https://hal.inria.fr/inria-00074430
Contributor : Rapport de Recherche Inria Connect in order to contact the contributor
Submitted on : Wednesday, May 24, 2006 - 3:17:13 PM
Last modification on : Friday, February 4, 2022 - 3:24:01 AM
Long-term archiving on: : Monday, April 5, 2010 - 12:09:59 AM

Identifiers

  • HAL Id : inria-00074430, version 1

Citation

Jean-Pierre Banâtre, Dominique Lavenier, Marc Vieillot. From high level programming model to FPGA machines. [Research Report] RR-2240, INRIA. 1994. ⟨inria-00074430⟩

Share

Metrics

Record views

103

Files downloads

234