HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation

An integrated 2D systolic array for spelling correction

Dominique Lavenier 1
1 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : This paper presents a fully integrated spelling co-processor for speeding up the character string comparison process. The chip we present is architectured around a banded 2-D systolic array consisting of 69 processors and is able to process more than 2 million of words per second. The high regularity of the chip has been exploited for investigating a design methodology based on the automated generation of a representative subcircuit : the kernel.
Document type :
Complete list of metadata

Contributor : Rapport de Recherche Inria Connect in order to contact the contributor
Submitted on : Wednesday, May 24, 2006 - 4:05:22 PM
Last modification on : Friday, February 4, 2022 - 3:23:40 AM
Long-term archiving on: : Sunday, April 4, 2010 - 10:01:03 PM


  • HAL Id : inria-00074685, version 1


Dominique Lavenier. An integrated 2D systolic array for spelling correction. [Research Report] RR-1987, INRIA. 1993. ⟨inria-00074685⟩



Record views


Files downloads