The Warp Computer: Architecture, Implementation, and Performance, IEEE Transactions on Computers, vol.36, issue.12, pp.361523-1538, 1987. ,
DOI : 10.1109/TC.1987.5009502
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.13.2600
iWarp : An Integrated Solution to High-Speed Parallel Computing, Proceedings of Supercomputing '88, pp.330-339, 1988. ,
Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor, Proceedings of The Third International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp.2-14, 1989. ,
A General-Purpose Video Signal Processor: Architecture and Programming, Proc. of the 1989 IEEE Int. conf. on Computer Design:VLSI in Computers and Processors, pp.74-76, 1989. ,
The MOTOROLA 16-bit DSP ASIC core, Proc. of the IEEE Int. conf. on Acoustics, Speech and Signal Processing (ICASSP), pp.973-976, 1990. ,
parallel Video Signal Processor Configuration based on Overlap-Save Technique and its LSI Processor Element: VISP, Journal of VLSI Signal Processing, vol.1, issue.1, pp.25-34, 1989. ,
A General-Purpose Programmable Video Signal Processor, IEEE Transactions on Consumer Electronics, vol.35, issue.3, pp.249-258, 1989. ,
Data-Driven Array Processor for Video Signal Processor, IEEE Transactions on Consumer Electronics, vol.36, issue.3, pp.327-333, 1990. ,
The TMS320C40: A DSP for Parallel Processing, Proc. of the IEEE Int. conf. on Acoustics, Speech and Signal Processing (ICASSP), pp.1089-1092, 1991. ,
A Programmable Video Signal Processor, Proc. of the IEEE Int. conf. on Acoustics, Speech and Signal Processing (ICASSP), pp.2476-2479, 1989. ,
Technôpole de Nancy-Brabois, Campus scientifique, 615 rue de Jardin Botanique, pp.38031-38032 ,
Domaine de Voluceau, Rocquencourt, BP 105, 78153 LE CHESNAY Cedex Unité de recherche INRIA Sophia-Antipolis, 2004. ,