Machine modeling and loop optimization for horizontal microcoded machines

François Bodin 1 François Charot 1
1 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : Long Instruction Word (LIW) architecture exploits parallelism between various functional units. In order to produce efficient code for such an architecture, the microcode compiler will have to expose a relatively large degree of fine grain parallelism and it will have to take into account the fine level characteristics of the architecture. The goal of this paper is to focus on two main aspects of the compilation process for LIW architectures : micromachine modeling and loop optimization. The machine model that has been defined is firstly described. Then a new loop optimization algorithm based on the loop unrolling technique is introduced and compared to the classical software pipeling algorithm. This algorithm differs from the traditional lopp unrolling algorithm because the unrolling of the loop is only used to find a cyclic scheduling of the loop, then this scheduling allows a software pipelining to be constructed.
Type de document :
[Research Report] RR-1193, INRIA. 1990
Liste complète des métadonnées
Contributeur : Rapport de Recherche Inria <>
Soumis le : mercredi 24 mai 2006 - 18:04:30
Dernière modification le : mercredi 16 mai 2018 - 11:23:02
Document(s) archivé(s) le : mardi 12 avril 2011 - 18:41:43



  • HAL Id : inria-00075365, version 1


François Bodin, François Charot. Machine modeling and loop optimization for horizontal microcoded machines. [Research Report] RR-1193, INRIA. 1990. 〈inria-00075365〉



Consultations de la notice


Téléchargements de fichiers