FPGA Implementation of a Recently Published Signature Scheme

Jean-Luc Beuchat 1 Nicolas Sendrier 1 Arnaud Tisserand 1 Gilles Villard 1
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : An algorithm producing cryptographic digital signatures less than 100 bits long with a security level matching nowadays standards has been recently proposed by Courtois, Finiasz, and Sendrier. This scheme is based on error correcting codes and consists in generating a large number of instances of a decoding problem until one of them is solved (about 9!=362880 attempts are needed). A careful software implementation requires more than one minute on a 2GHz Pentium 4 for signing. We propose a first hardware architecture which allows to sign a document in 0.86 second on an XCV300E-7 FPGA, hence making the algorithm practical.
Document type :
Reports
Complete list of metadatas

https://hal.inria.fr/inria-00077045
Contributor : Rapport de Recherche Inria <>
Submitted on : Monday, May 29, 2006 - 11:58:57 AM
Last modification on : Monday, April 29, 2019 - 10:52:10 AM

Identifiers

  • HAL Id : inria-00077045, version 1

Collections

Citation

Jean-Luc Beuchat, Nicolas Sendrier, Arnaud Tisserand, Gilles Villard. FPGA Implementation of a Recently Published Signature Scheme. [Research Report] RR-5158, LIP RR-2004-14, INRIA, LIP. 2004. ⟨inria-00077045⟩

Share

Metrics

Record views

323

Files downloads

663