We present the design of a synchronous hardware component from a purely functional description of its behaviour. Starting from an abstract specification of a linear system in eventB, a synthesizable pipelined implementation is developed. Formal refinement is used to prove each development step correct. Thus, at the end we achieve a fully proven hardware description and circuit, provided the circuit is correct.