On-chip learning of FPGA-inspired neural nets

Bernard Girau 1
1 CORTEX - Neuromimetic intelligence
INRIA Lorraine, LORIA - Laboratoire Lorrain de Recherche en Informatique et ses Applications
Abstract : Neural networks are usually considered as naturally parallel computing models. But the number of operators and the complex connection graphs of standard neural models can not be handled by digital hardware devices. A new theoretical and practical framework allows to reconcile simple hardware topologies with complex neural architectures: Field Programmable Neural Arrays (FPNA) lead to powerful neural architectures that are easy to map onto digital hardware, thanks to a simplified topology and an original data exchange scheme. This paper focuses on a class of synchronous FPNAs, for which an efficient implementation with on-chip learning is described. Application and implementation results are rapidly discussed.
Type de document :
Communication dans un congrès
International Joint Conference on Neural Networks - IJCNN'01, Jul 2001, Washington, USA, 6 p, 2001
Liste complète des métadonnées

https://hal.inria.fr/inria-00100467
Contributeur : Publications Loria <>
Soumis le : mardi 26 septembre 2006 - 14:45:59
Dernière modification le : jeudi 11 janvier 2018 - 06:19:48

Identifiants

  • HAL Id : inria-00100467, version 1

Collections

Citation

Bernard Girau. On-chip learning of FPGA-inspired neural nets. International Joint Conference on Neural Networks - IJCNN'01, Jul 2001, Washington, USA, 6 p, 2001. 〈inria-00100467〉

Partager

Métriques

Consultations de la notice

259