FPGA implementation of an integrate-and-fire legion model for image segmentation - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

FPGA implementation of an integrate-and-fire legion model for image segmentation

Résumé

Despite several previous studies, little progress has been made in building successful neural systems for image segmentation in digital hardware. Spiking neural networks offer an opportunity to develop models of visual perception without any complex structure based on multiple neural maps. Such models use elementary asynchronous computations that have motivated several implementations on analog devices, whereas digital implementations appear as quite unable to handle large spiking neural networks, for lack of density. In this work, we consider a model of integrate-and-fire neurons organized according to the standard LEGION architecture to segment grey-level images. Taking advantage of the local and distributed structure of the model, a massively distributed implementation on FPGA using pipelined serial computations is developed. Results show that digital and flexible solutions may efficiently handle large networks of spiking neurons.
Fichier non déposé

Dates et versions

inria-00102739 , version 1 (02-10-2006)

Identifiants

  • HAL Id : inria-00102739 , version 1

Citer

Bernard Girau, César Torres-Huitzil. FPGA implementation of an integrate-and-fire legion model for image segmentation. 14th European Symposium on Artificial Neural Networks - ESANN 2006, Apr 2006, Bruges/Belgique. ⟨inria-00102739⟩
120 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More