CASH Design Space Exploration

Liqiang He 1 Romain Dolbeau 1 André Seznec 1
1 CAPS - Compilation, parallel architectures and system
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : As the increasing of issue width has diminishing returns with superscalar processor, thread parallelism with a single chip is becoming a reality. In the past few years, both SMT and CMP approaches were first investigated by academics and are now implemented by the industry. In some sense, SMT and CMP represent two extreme design points. CASH parallel processor (for CMP And SMT Hybird) is a possible intermediate design points for on-chip thread parallelism in terms of design complexity and hardware sharing. It retains resource sharing as SMT when such a sharing can be made non-critical for implementation, but resource splitting as CMP wherever resource sharing leads to a superlinear increase of the implementation hardware complexity. This paper explores the multi-dimensional design space for CASH architecture. It compares the performance of single thread running on CASH, SMT and CMP processors. And then the performances of multi-program workloads and parallel workloads are investigated in these processors. At last, It explores the performance varies on CASH with the changing of cache size, and number of associativity of cache. The experiment results show that the CASH processor has a great potential to improve the performances of single thread workload and most of the multi-program workloads, and at the same time maintains a low implementation complexity than the SMT and CMP.
Type de document :
Rapport
[Research Report] RR-5994, INRIA. 2006
Liste complète des métadonnées

https://hal.inria.fr/inria-00105284
Contributeur : Rapport de Recherche Inria <>
Soumis le : jeudi 12 octobre 2006 - 14:05:18
Dernière modification le : mercredi 16 mai 2018 - 11:23:02
Document(s) archivé(s) le : jeudi 23 septembre 2010 - 15:37:14

Fichiers

Identifiants

  • HAL Id : inria-00105284, version 3

Citation

Liqiang He, Romain Dolbeau, André Seznec. CASH Design Space Exploration. [Research Report] RR-5994, INRIA. 2006. 〈inria-00105284v3〉

Partager

Métriques

Consultations de la notice

339

Téléchargements de fichiers

97