D. P. Bovet and M. Cesati, Understanding the Linux kernel, 2001.

J. Clabes, Design and implementation of the POWER5??? microprocessor, Proceedings of the 41st annual conference on Design automation , DAC '04, 2004.
DOI : 10.1145/996566.996749

T. Constantinou, Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec, Performance implications of single thread migration on a chip multi-core, ACM SIGARCH Computer Architecture News, vol.33, issue.4, pp.80-91, 2005.
DOI : 10.1145/1105734.1105745

S. H. Gunther, F. Binns, D. M. Carmean, and J. C. Hall, Managing the impact of increasing microprocessor power consumption, Q1), 2001.

S. Heo, K. Barr, and K. Asanovi´casanovi´c, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design , ISLPED '03, 2003.
DOI : 10.1145/871506.871561
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.586.7989

E. Kursun, C. Cher, A. Buyuktosunoglu, and P. Bose, Investigating the effects of task scheduling on thermal behavior, Third Workshop on Temperature-Aware Computer Systems, 2006.

Z. Lu, J. Lach, M. R. Stan, and K. Skadron, Improved thermal management with reliability banking, IEEE Micro, vol.25, issue.6, 2005.

P. Mackerras, T. S. Mathews, and R. C. Swanberg, Operating system exploitation of the POWER5 system, IBM Journal of Research and Development, vol.49, issue.4.5, pp.533-539, 2005.
DOI : 10.1147/rd.494.0533

A. Merkel, F. Bellosa, and A. Weissel, Event-driven thermal management in SMP systems, Second Workshop on Temperature-Aware Computer Systems, 2005.

P. Michaud, Y. Sazeides, A. Seznec, T. Constantinous, and D. Fetis, An analytical model of temperature in microprocessors, 2005.
URL : https://hal.archives-ouvertes.fr/inria-00000613

C. Poirier, R. Mcgowen, C. Bostak, and S. Naffziger, Power and temperature control on a 90nm itanium~-family processor, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., 2005.
DOI : 10.1109/ISSCC.2005.1493990

M. D. Powell, M. Gomaa, and T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, 2004.

E. Rohou and M. D. Smith, Dynamically managing processor temperature and power, Proceedings of the 2nd Workshop on Feedback-Directed Optimization, 1999.

A. Shayesteh, E. Kursun, T. Sherwood, S. Sair, and G. Reinman, Reducing the latency and area cost of core swapping through shared helper engines, 2005 International Conference on Computer Design, 2005.
DOI : 10.1109/ICCD.2005.93

J. W. Tschanz, S. G. Narendra, Y. Ye, B. A. Bloechel, S. Borkar et al., Dynamic sleep transistor and body bias for active leakage power control of microprocessors, IEEE Journal of Solid-State Circuits, vol.38, issue.11, pp.1838-1845, 2003.
DOI : 10.1109/JSSC.2003.818291