O. Avissar, R. Barua, and D. Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems, vol.1, issue.1, pp.6-26, 2002.
DOI : 10.1145/581888.581891

R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, Scratchpad memory, Proceedings of the tenth international symposium on Hardware/software codesign , CODES '02, pp.73-78, 2002.
DOI : 10.1145/774789.774805

V. Delaluz, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, A. Sivasubramaniam et al., Compiler-directed array interleaving for reducing energy in multi-bank memories, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design, p.288, 2002.
DOI : 10.1109/ASPDAC.2002.994936

A. Dominguez, S. Udayakumaran, and R. Barua, « Heap Data Allocation to Scratch-Pad Memory in Embedded Systems, Journal of Embedded Computing, 2005.

R. Graybill and R. Melhem, Power aware computing, 2002.
DOI : 10.1007/978-1-4757-6217-4

J. Hom and U. Kremer, Inter-program optimizations for conserving disk energy, Proceedings of the 2005 international symposium on Low power electronics and design , ISLPED '05, pp.335-338, 2005.
DOI : 10.1145/1077603.1077684

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

M. Kandemir, N. Vijaykrishnan, M. Irwin, W. Ye, and I. Demirkiran, « Register relabeling : A post compilation technique for energy reduction. », Workshop on Compilers and Operating Systems for Low Power, 2000.

R. A. Ravindran, R. M. Senger, E. D. Marsman, G. S. Dasika, M. R. Guthaus et al., Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor, Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor, pp.998-1012, 2005.
DOI : 10.1109/TC.2005.132

F. Xie, M. Martonosi, and S. Malik, Intraprogram dynamic voltage scaling, ACM Transactions on Architecture and Code Optimization, vol.1, issue.3, pp.323-367, 2004.
DOI : 10.1145/1022969.1022973

Y. Zhang and R. Gupta, Data Compression Transformations for Dynamically Allocated Data Structures, Proceedings of the 11th International Conference on Compiler Construction (CC'02), pp.14-28, 2002.
DOI : 10.1007/3-540-45937-5_4

X. Zhuang, C. Lau, and S. Pande, Storage assignment optimizations through variable coalescence for embedded processors, LCTES '03 : Proceedings of the 2003 ACM SIGPLAN conference on Language, Compiler, and Tool for Embedded Systems, pp.220-231, 2003.
DOI : 10.1145/780731.780763