Mises en oeuvre distribuées de programmes synchrones, Thèse de l'Université de Rennes, 1997. ,
Compilation de Signal: horloges, dépendances, environnements, Thèse de l'Université de Rennes, 1992. ,
Compositionality in dataflow synchronous languages: Specification and distributed code generation. Information and Computation, v. 163, 2000. ,
The Synchronous Languages Twelve Years Later, Proceedings of the IEEE, 2003. ,
The theory of latencyinsensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v, vol.20, issue.9, 2001. ,
A new approach to latency insensitive design, Proceedings of the 41st annual conference on Design automation , DAC '04, 2004. ,
DOI : 10.1145/996566.996725
Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits. Formal Methods for GALS Design, Electronic Notes in Theoretica Computer Science, 2006. ,
POLYCHRONY for System Design, Journal of Circuits, Systems and Computers, vol.12, issue.03, 2003. ,
DOI : 10.1142/S0218126603000763
Formal verification of programs specified with signal: application to a power transformer station controller, Science of Computer Programming, vol.41, issue.1, 2001. ,
DOI : 10.1016/S0167-6423(00)00020-4
URL : https://hal.archives-ouvertes.fr/inria-00526287
Synchronous modeling of avionics applications using the signal language, The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, 2003. Proceedings., 2003. ,
DOI : 10.1109/RTTAS.2003.1203046
A survey of automatic distribution methods for synchronous programs, International Workshop on Synchronous Languages, Applications and Programs. Electronic Notes in Theoretical Computer Science, 2005. ,
Automatic rate desynchronization of embedded reactive programs, ACM Transactions on Embedded Computing Systems, vol.5, issue.3 ,
DOI : 10.1145/1165780.1165786
A framework for comparing models of computation, IEEE transactions on computer-aided design, p.12, 1998. ,
Ordonnancements de graphes de flots synchrones ; applicationàapplication`applicationà la mise en oeuvre de SIGNAL, Thèse de l, 1993. ,
Separate compilation of polychronous specifications. Formal Methods for Globally Asynchronous Locally Synchronous Design, Electronic Notes in Theoretical Computer Science, 2007. ,
Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), 2005. ,
DOI : 10.1109/ACSD.2005.10
Concurrency in synchronous systems, Formal Methods in System Design. Kluwer, 2006. ,
URL : https://hal.archives-ouvertes.fr/inria-00124252
From multiclocked synchronous specifications to latency-insensitive systems, Embedded Software Conference, 2005. ,
An algebraic theory for behavioral modeling and protocol synthesis in system design. Formal Methods in System Design. Special Issue on formal methods for GALS design, 2006. ,
URL : https://hal.archives-ouvertes.fr/hal-00541940
Compositional design of isochronous systems, In Design Analysis and Test in Europe, vol.] b ? [[f ]] b [[e ? f ]] b =[[e]] b ? [[f ]] b [[e \ f ]] b =b[[e]] b \, 2008. ,
URL : https://hal.archives-ouvertes.fr/inria-00156499
35042 Rennes Cedex (France) Unité de recherche INRIA Futurs : Parc Club Orsay Université -ZAC des Vignes 4, rue Jacques Monod -91893 ORSAY Cedex (France) Unité de recherche INRIA Lorraine : LORIA, Technopôle de Nancy-Brabois -Campus scientifique 615, rue du Jardin Botanique -BP 101 -54602 Villers-lès-Nancy Cedex (France) Unité de recherche INRIA Rhône-Alpes : 655, avenue de l'Europe -38334 Montbonnot Saint-Ismier (France) Unité de recherche INRIA Rocquencourt, Domaine de Voluceau -Rocquencourt -BP 105 -78153 Le Chesnay Cedex (France) Unité de recherche INRIA Sophia Antipolis : 2004, route des Lucioles -BP 93 -06902 Sophia Antipolis Cedex ,
BP 105 -78153 Le Chesnay Cedex (France) http://www.inria.fr ISSN, pp.249-6399 ,