Formal Verification of CHP Specifications with CADP - Illustration on an Asynchronous Network-on-Chip

Gwen Salaün 1 Wendelin Serwe 1 Yvain Thonnart 2 Pascal Vivet 2
1 VASY - System validation - Research and applications
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
2 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
Abstract : Few formal verification techniques are currently available for asynchronous designs. In this paper, we describe a new approach for the formal verification of asynchronous architectures described in the high-level language CHP, by using model checking techniques provided by the CADP toolbox. Our proposal is based on an automatic translation from CHP into LOTOS, the process algebra used in CADP. A translator has been implemented, which handles full CHP including the specific probe operator. The CADP toolbox capabilities allow the designer to verify properties such as deadlock-freedom or protocol correctness on substantial systems. Our approach has been successfully applied to formally verify two complex designs. In this paper, we illustrate our technique on an asynchronous Network-on-Chip architecture. Its formal verification highlights the need to carefully design systems exhibiting non-deterministic behavior.
Type de document :
Communication dans un congrès
Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC 2007, Mar 2007, Berkeley, California, United States. 2007
Liste complète des métadonnées

Littérature citée [29 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/inria-00200450
Contributeur : Wendelin Serwe <>
Soumis le : jeudi 20 décembre 2007 - 20:10:57
Dernière modification le : jeudi 11 octobre 2018 - 08:48:03
Document(s) archivé(s) le : lundi 12 avril 2010 - 08:43:45

Fichier

Salaun-Serwe-Thonnart-Vivet-07...
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00200450, version 1

Collections

INRIA | CEA | LIG | UGA | DRT | LIG_SRCPR | LETI

Citation

Gwen Salaün, Wendelin Serwe, Yvain Thonnart, Pascal Vivet. Formal Verification of CHP Specifications with CADP - Illustration on an Asynchronous Network-on-Chip. Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC 2007, Mar 2007, Berkeley, California, United States. 2007. 〈inria-00200450〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

432

Téléchargements de fichiers

237

Contact


archive-ouverte@inria.fr