WCET analysis of multi-level set-associative instruction caches

Damien Hardy 1 Isabelle Puaut 1
1 CAPS - Compilation, parallel architectures and system
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : With the advent of increasingly complex hardware in real-time embedded systems (processors with performance enhancing features such as pipelines, cache hierarchy, multiple cores), many processors now have a set-associative L2 cache. Thus, there is a need for considering cache hierarchies when validating the temporal behavior of real-time systems, in particular when estimating tasks' worst-case execution times (WCETs). To the best of our knowledge, there is only one approach for WCET estimation for systems with cache hierarchies [Mueller, 1997], which turns out to be unsafe for set-associative caches. In this paper, we highlight the conditions under which the approach described in [Mueller, 1997] is unsafe. A safe static instruction cache analysis method is then presented. Contrary to [Mueller, 1997] our method supports set-associative and fully associative caches. The proposed method is experimented on medium-size and large programs. We show that the method is most of the time tight. We further show that in all cases WCET estimations are much tighter when considering the cache hierarchy than when considering only the L1 cache. An evaluation of the analysis time is conducted, demonstrating that analysing the cache hierarchy has a reasonable computation time.
Type de document :
[Research Report] RR-6574, INRIA. 2008
Liste complète des métadonnées

Littérature citée [20 références]  Voir  Masquer  Télécharger

Contributeur : Damien Hardy <>
Soumis le : lundi 7 juillet 2008 - 11:25:21
Dernière modification le : vendredi 16 novembre 2018 - 01:29:51
Document(s) archivé(s) le : samedi 26 novembre 2016 - 00:21:34


Fichiers produits par l'(les) auteur(s)


  • HAL Id : inria-00286358, version 2
  • ARXIV : 0807.0993


Damien Hardy, Isabelle Puaut. WCET analysis of multi-level set-associative instruction caches. [Research Report] RR-6574, INRIA. 2008. 〈inria-00286358v2〉



Consultations de la notice


Téléchargements de fichiers