Design Method Support for Domain Specific SoC design, Fourth Workshop on Model-Based Development of Computer-Based Systems and Third International Workshop on Model-Based Methodologies for Pervasive and Embedded Software (MBD-MOMPES'06), pp.25-32, 2006. ,
DOI : 10.1109/MBD-MOMPES.2006.8
Multilevel MPSoC simulation using an MDE approach, IEEE International SoC Conference, 2007. ,
Code generation in the polyhedral model is easier than you think, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004., pp.7-16, 2004. ,
DOI : 10.1109/PACT.2004.1342537
URL : https://hal.archives-ouvertes.fr/hal-00017260
HW/SW Codesign of the H. 263 Video Coder, 2006 Canadian Conference on Electrical and Computer Engineering, pp.783-787, 2006. ,
DOI : 10.1109/CCECE.2006.277632
URL : https://hal.archives-ouvertes.fr/hal-01306422
From UML Behavioral Descriptions to Efficient Synthesizable VHDL, Proceedings of the 20th IEEE Norchip Conference, 2002. ,
Array-OL revisited, multidimensional intensive signal processing specification, 2007. ,
URL : https://hal.archives-ouvertes.fr/inria-00128840
High Level Loop Transformations for Multidimensional Signal Processing Embedded Applications, International Symposium on Systems, Architectures, MOdeling, and Simulation (SAMOS VIII), 2008. ,
URL : https://hal.archives-ouvertes.fr/inria-00565154
The entity-relationship model---toward a unified view of data, ACM Transactions on Database Systems, vol.1, issue.1, pp.9-36, 1976. ,
DOI : 10.1145/320434.320440
H.263+: video coding at low bit rates, IEEE Transactions on Circuits and Systems for Video Technology, vol.8, issue.7, 1998. ,
DOI : 10.1109/76.735381
URL : https://hal.archives-ouvertes.fr/in2p3-00024976
From UML to HDL: a model driven architectural approach to hardware-software co-design, Information Systems: New Generations Conference (ISNG), pp.88-93, 2005. ,
Classification of model tranformation approaches, Proceeding of OOPSLA Workshop on Generative Techniques in the Context of Model Driven Architecture, 2003. ,
Graphical array specification for parallel and distributed computing (GASPARD2). https://gforge.inria. fr/projects, 2008. ,
Modelmorf ? a model transformer ,
From loop transformation to hardware generation, Proceedings of the 17th ProRISC Workshop, pp.249-255, 2006. ,
Towards a unified notation to represent model transformation, 2007. ,
URL : https://hal.archives-ouvertes.fr/inria-00145204
Evaluation of the streams-C C-to-FPGA compiler, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays , FPGA '01, pp.134-140, 2001. ,
DOI : 10.1145/360276.360326
A Model Driven Design Framework for High Performance Embedded Systems, Research Report, vol.6614, 2008. ,
A Graphical Specification of Model Transformations with Triple Graph Grammars, First European Conference on Model Driven Architecture -Foundations and Applications, pp.284-298, 2005. ,
DOI : 10.1007/11581741_21
Hardware synthesis for multi-dimensional time The Hague, IEEE 14th International Conference on Application-specific Systems, Architectures and Processors (ASAP 03), pp.40-51, 2003. ,
Optimized generation of data-path from c codes for fpgas, DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, pp.112-117, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00181503
SPARK: a high-level synthesis framework for applying parallelizing compiler transformations, 16th International Conference on VLSI Design, 2003. Proceedings. ,
DOI : 10.1109/ICVD.2003.1183177
Transforming Models with ATL, Proceedings of the Model Transformation in Practice Workshop, 2005. ,
DOI : 10.1007/11663430_14
URL : https://hal.archives-ouvertes.fr/hal-00448120
UML-based multiprocessor SoC design framework, ACM Transactions on Embedded Computing Systems, vol.5, issue.2, pp.281-320, 2006. ,
DOI : 10.1145/1151074.1151077
A Methodology to Implement Real-Time Applications onto Reconfigurable Circuits, The Journal of Supercomputing, vol.30, issue.3 ,
DOI : 10.1023/B:SUPE.0000045213.82276.8e
Real-Time Modeling with UML: The ACCORD Approach, UML 98 : Beyond the notation, 1998. ,
DOI : 10.1007/978-3-540-48480-6_25
Un flot de conception pour applications de traitement du signal systématique implémentées sur FPGA à base d'Ingénierie Dirigée par les Modèles, Thèse de doctorat Laboratoire d'informatique fondamentale de Lille, 2007. ,
Hardware/software exploration for an anticollision radar system, The 49th IEEE International Midwest Symposium on Circuits and Systems, 2006. ,
Multiple abstraction views of FPGA to map parallel application, 3rd International Workshop on Reconfigurable Communication Centric System-on-Chips, 2007. ,
Compilation issues for a simultaneous multithreading processor, Proceedings of the First SUIF Compiler Workshop, pp.146-147, 1996. ,
Embedded UML, Proceedings of the ninth international symposium on Hardware/software codesign , CODES '01, pp.23-28, 2001. ,
DOI : 10.1145/371636.371660
UPT: A Graphical Transformation Language based on a UML Profile, Proceedings of European Workshop on Milestones, Models and Mappings for Model-Driven Architecture 2nd European Conference on Model Driven Architecture (EC-MDA 2006), 2006. ,
On executable meta-languages applied to model transformations, Model Transformations In Practice Workshop, 2005. ,
URL : https://hal.archives-ouvertes.fr/inria-00000381
Model-Driven SoC Design via Executable UML to SystemC, 25th IEEE International Real-Time Systems Symposium, pp.459-468, 2004. ,
DOI : 10.1109/REAL.2004.32
A UML profile for MARTE, 2007. ,
A model-driven design environment for embedded systems, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.915-918, 2006. ,
DOI : 10.1145/1146909.1147141
Model-driven engineering, IEEE Computer, vol.39, issue.2, pp.41-47, 2006. ,
What models mean, IEEE Software, vol.20, issue.5, pp.26-32, 2003. ,
DOI : 10.1109/MS.2003.1231147
Using UML for modeling complex real-time systems, LCTES '98: Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers , and Tools for Embedded Systems, pp.250-260, 1998. ,
DOI : 10.1007/BFb0057795
The Verilog Hardware Description Language, 1998. ,
The ALPHA Language, 1994. ,