M. Guiney and E. Leavitt, An introduction to OpenAccess, Proceedings of the 2006 conference on Asia South Pacific design automation , ASP-DAC '06, pp.434-436, 2006.
DOI : 10.1145/1118299.1118405

O. Uml-profile-for and M. , ) OMG document number: ptc, Object Management Group, pp.8-14, 2008.

T. Weilkiens, Systems Engineering with SysML/UML: Modeling, Analysis , Design. The MK, 2008.

L. Cai and D. Gajski, Transaction level modeling: an overview, pp.19-24, 2003.

R. Chen, M. Sgroi, L. Lavagno, G. Martin, A. Sangiovanni-vincentelli et al., UML and Platform-based Design, pp.107-126, 2003.
DOI : 10.1007/0-306-48738-1_5

T. Schattkowsky, UML 2.0 - Overview and Perspectives in SoC Design, Design, Automation and Test in Europe, pp.832-833, 2005.
DOI : 10.1109/DATE.2005.320

URL : https://hal.archives-ouvertes.fr/hal-00181220

S. Graf, I. Ober, and I. Ober, A real-time profile for UML, International Journal on Software Tools for Technology Transfer, vol.42, issue.3, pp.113-127, 2006.
DOI : 10.1007/s10009-005-0213-x

E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio, A SoC Design Methodology Involving a UML 2.0 Profile for SystemC, Design, Automation and Test in Europe, 2005.
DOI : 10.1109/DATE.2005.37

URL : https://hal.archives-ouvertes.fr/hal-00181192

A. Viehl, T. Schönwald, O. Bringmann, and W. Rosenstiel, Formal Performance Analysis and Simulation of UML/SysML Models for ESL Design, Proceedings of the Design Automation & Test in Europe Conference, pp.242-247, 2006.
DOI : 10.1109/DATE.2006.244110

J. Zimmermann, O. Bringmann, J. Gerlach, F. Schaefer, and U. Nageldinger, Holistic system modeling and refinement of interconnected microelectronics systems, Conf. on Design, Automation and Test in Europe (DATE), MARTE Workshop, 2008.

C. André, F. Mallet, A. M. Khan, and R. De-simone, Modeling Spirit IP- XACT in UML Marte, Conf. on Design, Automation and Test in Europe (DATE), MARTE Workshop, pp.35-40, 2008.

S. Revol, S. Taha, F. Terrier, A. Clouard, S. Gérard et al., Unifying HW Analysis and SoC Design Flows by Bridging Two Key Standards: UML and IP-XACT, Distributed Embedded Systems: Design, Middleware and Resources, pp.69-78, 2008.
DOI : 10.1007/978-0-387-09661-2_7

S. Revol, Profil UML pour TLM: contribution à la formalisation et à l'automatisation du flot de conception et vérification des systèmes sur puce, 2008.

B. Selic, A Systematic Approach to Domain-Specific Language Design Using UML, 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC'07), pp.2-9, 2007.
DOI : 10.1109/ISORC.2007.10

. Old-connecticut-path and M. Framing-ham, ) OMG document number, pp.5-6, 2005.

C. André, F. Mallet, and R. De-simone, Modeling Time(s), Lecture Notes in Computer Science, vol.4735, pp.559-573, 2007.
DOI : 10.1007/978-3-540-75209-7_38

F. Jouault, F. Allilaire, J. Bézivin, and I. Kurtev, ATL: A model transformation tool, Science of Computer Programming, vol.72, issue.1-2, pp.31-39, 2008.
DOI : 10.1016/j.scico.2007.08.002

URL : https://hal.archives-ouvertes.fr/hal-00483363

F. Mallet and C. André, Clock constraint specification language: specifying clock constraints with UML/MARTE, Innovations in Systems and Software Engineering, vol.17, issue.12, 2008.
DOI : 10.1007/s11334-008-0055-2

L. Alfaro and T. A. Henzinger, Interface automata, Proceedings of the Ninth Annual Symposium on Foundations of Software Engineering (FSE), pp.109-120, 2001.