Attacking the Sources of Unpredictability in the Instruction Cache Behavior

Abstract : The use of cache memories challenges the design and verification of high-integrity systems by making WCET analysis and measurement, the central input to schedulability analysis, considerably more laborious and less robust. In this paper we identify the sources of instruction cacherelated variability and gage them with ad-hoc experiments. In that light, we perform a critical review of state-of-the-art approaches to coping with and reducing the unpredictability of cache behavior. Finally we single out practices and recommendations that we deem best fit to attack the sources of unpredictability and discuss their applicability to a real processor for use in European space industry.
Type de document :
Communication dans un congrès
Giorgio Buttazzo and Pascale Minet. 16th International Conference on Real-Time and Network Systems (RTNS 2008), Oct 2008, Rennes, France. 2008
Liste complète des métadonnées

Littérature citée [33 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00336526
Contributeur : Anne Jaigu <>
Soumis le : mardi 4 novembre 2008 - 13:35:25
Dernière modification le : jeudi 14 juin 2018 - 10:54:02
Document(s) archivé(s) le : lundi 7 juin 2010 - 21:00:16

Fichier

mezzetti.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00336526, version 1

Collections

Citation

Enrico Mezzetti, Niklas Holsti, Antoine Colin, Guillem Bernat, Tullio Vardanega. Attacking the Sources of Unpredictability in the Instruction Cache Behavior. Giorgio Buttazzo and Pascale Minet. 16th International Conference on Real-Time and Network Systems (RTNS 2008), Oct 2008, Rennes, France. 2008. 〈inria-00336526〉

Partager

Métriques

Consultations de la notice

214

Téléchargements de fichiers

374