Skip to Main content Skip to Navigation
Conference papers

Attacking the Sources of Unpredictability in the Instruction Cache Behavior

Abstract : The use of cache memories challenges the design and verification of high-integrity systems by making WCET analysis and measurement, the central input to schedulability analysis, considerably more laborious and less robust. In this paper we identify the sources of instruction cacherelated variability and gage them with ad-hoc experiments. In that light, we perform a critical review of state-of-the-art approaches to coping with and reducing the unpredictability of cache behavior. Finally we single out practices and recommendations that we deem best fit to attack the sources of unpredictability and discuss their applicability to a real processor for use in European space industry.
Document type :
Conference papers
Complete list of metadata

Cited literature [33 references]  Display  Hide  Download
Contributor : Anne Jaigu Connect in order to contact the contributor
Submitted on : Tuesday, November 4, 2008 - 1:35:25 PM
Last modification on : Thursday, June 14, 2018 - 10:54:02 AM
Long-term archiving on: : Monday, June 7, 2010 - 9:00:16 PM


Files produced by the author(s)


  • HAL Id : inria-00336526, version 1



Enrico Mezzetti, Niklas Holsti, Antoine Colin, Guillem Bernat, Tullio Vardanega. Attacking the Sources of Unpredictability in the Instruction Cache Behavior. 16th International Conference on Real-Time and Network Systems (RTNS 2008), Isabelle Puaut, Oct 2008, Rennes, France. ⟨inria-00336526⟩



Record views


Files downloads