. Space, France team at Cannes. To access reff

A. Corp, Rad-Hard 32-bit SPARC V8 Processor AT697E, rev.4226d-aero-02, 2006.

S. Basumallick and K. Nilsen, Cache Issues in Real-Time System, ACM SIGPLAN Workshop on Language, Compiler , and Tool Support for Real-Time Systems, 1994.

C. Berg, J. Engblom, and R. Wilhelm, Requirements for and Design of a Processor with Predictable Timing. Design of Systems with Predictable Behaviour, Dagstuhl Seminar Proc., Internationales Begegnungs und Forschungszentrum (IBFI), 2004.

G. Bernat, A. Colin, and S. Petters, WCET analysis of probabilistic hard real-time systems, 23rd IEEE Real-Time Systems Symposium, 2002. RTSS 2002., 2002.
DOI : 10.1109/REAL.2002.1181582

J. Busquets-mataix and A. Wellings, Adding instruction cache effect to schedulability analysis of preemptive real-time systems, Proceedings Real-Time Technology and Applications, 1996.
DOI : 10.1109/RTTAS.1996.509537

A. Campoy, A. Ivars, and J. Busquets-mataix, DYNAMIC USE OF LOCKING CACHES IN MULTITASK, PREEMPTIVE REAL-TIME SYSTEMS, IFAC 15th World Congress, 2002.
DOI : 10.3182/20020721-6-ES-1901.00974

J. Engblom, On Hardware and Hardware Models for Embedded Real-Time Systems, IEEE Workshop on Real- Time Embedded Systems, 2001.

C. Ferdinand and R. Wilhelm, Fast and Efficient Cache Behavior Prediction for Real-Time Systems. Real-Time System , XVII, pp.131-181, 1999.

J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 2007.

J. Reineke, A Definition and Classification of Timing Anomalies, Proc. of the 6th Int. Workshop on WCET Analysis, 2006.

J. D. Gee, M. D. Hill, D. N. Pnevmatikatos, and A. J. Smith, Cache performance of the SPEC92 benchmark suite, IEEE Micro, vol.13, issue.4, 1993.
DOI : 10.1109/40.229711

D. Kirk, SMART (strategic memory allocation for real-time) cache design, [1989] Proceedings. Real-Time Systems Symposium, pp.229-239, 1989.
DOI : 10.1109/REAL.1989.63574

K. W. Batcher and R. A. Walker, Interrupt Triggered Software Prefetching for Embedded CPU Instruction Cache, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06), 2006.
DOI : 10.1109/RTAS.2006.24

L. P. Bradford and R. Quong, An empirical study on how program layout affects cache miss rates, ACM SIGMETRICS Performance Evaluation Review, vol.27, issue.3, pp.28-42, 1999.
DOI : 10.1145/340242.340326

T. Lundqvist and P. Stenström, Timing anomalies in dynamically scheduled microprocessors, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), 1999.
DOI : 10.1109/REAL.1999.818824

P. Marwedel, L. Wehmeyer, and M. Verma, Cache-aware Scratchpad Allocation Algorithm, Proc. of Design, Automation and Test in Europe19] F. Mueller. Predicting instruction cache behavior. Language, Compilers and Tools for Real-Time Systems, 1994.

F. Mueller, Compiler support for software-based cache partitioning, ACM SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems, 1995.

H. Muller, D. May, J. Irwin, and D. Page, Novel Caches for Predictable Computing, 1998.

I. Puaut, Cache Analysis vs Static Cache Locking for Schedulability Analysis in Multitasking Real-time System

I. Puaut, WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems, 18th Euromicro Conference on Real-Time Systems (ECRTS'06), 2006.
DOI : 10.1109/ECRTS.2006.32
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.523.3556

I. Puaut and A. Arnaud, Dynamic Instruction Cache Locking in Hard Real-Time Systems, Proc. of the 14th Int. Conference on Real-Time and Network Systems, 2006.

I. Puaut and J. Deverge, Safe Measurement-based WCET Estimation, Proc. of the 5th Int. Workshop on WCET Analysis, 2007.

I. Puaut and C. Pais, Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1484-1489, 2007.
DOI : 10.1109/DATE.2007.364510
URL : https://hal.archives-ouvertes.fr/inria-00105010

P. Puschner, The Single-Path Approach towards WCETanalysable Software, Proc. of the IEEE Int. Conference on Industrial Technology, 2003.

R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm, The influence of processor architecture on the design and the results of WCET tools, Proceedings of the IEEE, vol.91, issue.7, 2003.
DOI : 10.1109/JPROC.2003.814618

J. Reineke, D. Grund, C. Berg, and R. Wilhelm, Timing Predictability of Cache Replacement Policies. Real-Time Systems, pp.99-122, 2007.

R. G. Scottow and K. D. Mcdonald-maier, How to manage determinism and caches in embedded systems, Proc. of the 2th UK Embedded Forum, 2005.

H. Tomiyama and H. Yasuura, Optimal code placement of embedded software for instruction caches, Proceedings ED&TC European Design and Test Conference, pp.96-101, 1996.
DOI : 10.1109/EDTC.1996.494132

T. Vardanega, N. Holsti, and J. Estevez, Study of Cache Usage Effects in Typical OBSW, 2006.

A. Wolfe, Software-based cache partitioning for real time applications, Proc. of the 3rd Int. Workshop on Responsive Computer Systems, 1993.

Y. S. Li, S. Malik, and A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, 17th IEEE Real-Time Systems Symposium
DOI : 10.1109/REAL.1996.563722

Z. Xu, An analysis of cache performance of multimedia applications, IEEE Trans. on Comp., LIII, issue.1, 2004.