Accurate analysis of memory latencies for WCET estimation

Abstract : These last years, many researchers have proposed solutions to estimate the Worst-Case Execution Time of a critical application when it is run on modern hardware. Several schemes commonly implemented to improve performance have been considered so far in the context of static WCET analysis: pipelines, instruction caches, dynamic branch predictors, execution cores supporting out-of-order execution, etc. Comparatively, components that are external to the processor have received lesser attention. In particular, the latency of memory accesses is generally considered as a fixed value. Now, modern DRAM devices support the open page policy that reduces the memory latency when successive memory accesses address the same memory row. This scheme, also known as row buffer, induces variable memory latencies, depending on whether the access hits or misses in the row buffer. In this paper, we propose an algorithm to take the open page policy into account when estimating WCETs for a processor with an instruction cache. Experimental results show that WCET estimates are refined thanks to the consideration of tighter memory latencies instead of pessimistic values.
Type de document :
Communication dans un congrès
Giorgio Buttazzo and Pascale Minet. 16th International Conference on Real-Time and Network Systems (RTNS 2008), Oct 2008, Rennes, France. 2008
Liste complète des métadonnées

Littérature citée [8 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00336530
Contributeur : Anne Jaigu <>
Soumis le : mardi 4 novembre 2008 - 13:43:20
Dernière modification le : jeudi 11 janvier 2018 - 06:21:34
Document(s) archivé(s) le : lundi 7 juin 2010 - 22:44:47

Fichier

bourgade.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00336530, version 1

Collections

Citation

Roman Bourgade, Clément Ballabriga, Hugues Cassé, Christine Rochange, Pascal Sainrat. Accurate analysis of memory latencies for WCET estimation. Giorgio Buttazzo and Pascale Minet. 16th International Conference on Real-Time and Network Systems (RTNS 2008), Oct 2008, Rennes, France. 2008. 〈inria-00336530〉

Partager

Métriques

Consultations de la notice

200

Téléchargements de fichiers

155