From chaos to QoS, ACM SIGARCH Computer Architecture News, vol.35, issue.1, 2007. ,
DOI : 10.1145/1241601.1241608
A framework for providing quality of service in chip multiprocessors, Proceedings of the 40th Annual International Symposium on Microarchitecture, 2007. ,
CQoS, Proceedings of the 18th annual international conference on Supercomputing , ICS '04, 2004. ,
DOI : 10.1145/1006209.1006246
QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2007. ,
Fair cache sharing and partitioning in a chip multiprocessor architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, 2004. ,
Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, vol.25, issue.2, 2005. ,
DOI : 10.1109/MM.2005.35
Pin : building customized program analysis tools with dynamic instrumentation, Proceedings of the ACM SIGPLAN conference on Programming Language Design and Implementation, 2005. ,
Virtual private caches, Proceedings of the 34th International Symposium on Computer Architecture, 2007. ,
Adaptive insertion policies for high performance caching, Proceedings of the 34th Annual International Symposium on Computer Architecture, 2007. ,
Architectural support for operating system-driven CMP cache management, Proceedings of the 15th international conference on Parallel architectures and compilation techniques , PACT '06, 2006. ,
DOI : 10.1145/1152154.1152160
Symbiotic jobscheduling with priorities for a simultaneous multithreading processor, Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2002. ,
Optimal partitioning of cache memory, IEEE Transactions on Computers, vol.41, issue.9, pp.1054-1068, 1992. ,
DOI : 10.1109/12.165388