Clock constraints in UML/MARTE, Research Report INRIA, vol.6540, 2008. ,
Modeling Time(s) ,
DOI : 10.1007/978-3-540-75209-7_38
The synchronous languages twelve years later, Proceedings of the IEEE, vol.91, issue.1, 2003. ,
A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.1217-1229, 1998. ,
DOI : 10.1109/43.736561
UML/MARTE CCSL, signal and petri nets URL https, Research Report INRIA, vol.6545, 2008. ,