Throughput and FIFO Sizing: an Application to Latency-Insensitive Design

Julien Boucaron 1 Anthony Coadou 1 Robert De Simone 1
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : On-chip communications are a key concern for high end designs. Since latency issues cannot be avoided in deep-submicron technologies, design methodologies need to cope with it. In such a case, precise FIFO sizings are of high interest, to find the right trade-off in between area, power and throughput. This paper provides means to size optimally FIFOs while reaching maximum achievable throughput. We apply our algorithms to Latency-Insensitive Designs. Such algorithms can also be used to size FIFOs in other application fields, as for instance Networks-on-Chips. We also revisit the equalization process, which introduces as much latencies as possible in the system while preserving global system throughput. This algorithm point out where it is possible to introduce more stage of pipelines while ensuring the maximum throughput of the system. It allows for instance to postpone execution of IP(s) to limit dynamic power peak. We provide a modified algorithm that globally minimizes the number of such introduced latencies.
Type de document :
Rapport
[Research Report] RR-6919, INRIA. 2009, pp.19
Liste complète des métadonnées

Littérature citée [18 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00381644
Contributeur : Julien Boucaron <>
Soumis le : mercredi 6 mai 2009 - 10:29:54
Dernière modification le : vendredi 25 mai 2018 - 12:02:04
Document(s) archivé(s) le : jeudi 10 juin 2010 - 22:49:41

Fichiers

RR-6919.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00381644, version 1

Citation

Julien Boucaron, Anthony Coadou, Robert De Simone. Throughput and FIFO Sizing: an Application to Latency-Insensitive Design. [Research Report] RR-6919, INRIA. 2009, pp.19. 〈inria-00381644〉

Partager

Métriques

Consultations de la notice

461

Téléchargements de fichiers

514