Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, vol.16, issue.2 ,
DOI : 10.1016/0167-6423(91)90001-E
Communicating reactive processes, Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '93, pp.85-98, 1993. ,
DOI : 10.1145/158511.158526
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.34.7059
The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992. ,
DOI : 10.1016/0167-6423(92)90005-V
URL : https://hal.archives-ouvertes.fr/inria-00075711
Multiclock Esterel, CHARME'01, pp.110-125, 2001. ,
DOI : 10.1007/3-540-44798-9_10
Requirements for Internet Hosts -Application and Support, RFC, vol.1123, 1989. ,
DOI : 10.17487/rfc1123
A Theory of Communicating Sequential Processes, Journal of the ACM, vol.31, issue.3, pp.560-599, 1984. ,
DOI : 10.1145/828.833
Reference Manual of the LOTOS NT to LOTOS Translator, Version 4G, Internal Report, 2009. ,
Présentation du langage SAM d'Airbus Available from TOPCASED forge, Internal Report, 2008. ,
A Verification Approach for GALS Integration of Synchronous Components, Electronic Notes in Theoretical Computer Science, vol.146, issue.2, pp.105-131, 2006. ,
DOI : 10.1016/j.entcs.2005.05.038
Compilation et vérification de programmes LOTOS, Thèse de Doctorat, 1989. ,
On Combining Functional Verification and Performance Evaluation Using CADP, FME'02, pp.410-429, 2002. ,
DOI : 10.1007/3-540-45614-7_23
URL : https://hal.archives-ouvertes.fr/inria-00072096
SVL: A Scripting Language for Compositional Verification, Proceedings of the 21st IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems FORTE'2001, pp.377-392, 2001. ,
DOI : 10.1007/0-306-47003-9_24
URL : https://hal.archives-ouvertes.fr/inria-00072396
CADP??2006: A Toolbox for the Construction and Analysis of Distributed Processes, CAV'07, pp.158-163, 2007. ,
DOI : 10.1007/978-3-540-73368-3_18
URL : https://hal.archives-ouvertes.fr/inria-00189021
ADT : un compilateur pour les types abstraits algébriques du langage LOTOS, Actes du Colloque Francophone pour l'Ingénierie des Protocoles CFIP'93, 1993. ,
Automatic Production of Globally Asynchronous Locally Synchronous Systems, EMSOFT '02, pp.266-281, 2002. ,
DOI : 10.1007/3-540-45828-X_20
The Synchronous Dataflow Programming Language LUSTRE, Proceedings of the IEEE, pp.1305-1320, 1991. ,
Synchronous programming of reactive systems, Kluwer Academic, 1993. ,
Synchronous Modelling of Asynchronous Systems, EMSOFT '02, pp.240-251, 2002. ,
DOI : 10.1007/3-540-45828-X_18
Simulation and Verification of Asynchronous Systems by means of a Synchronous Model, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), pp.3-14, 2006. ,
DOI : 10.1109/ACSD.2006.24
URL : https://hal.archives-ouvertes.fr/hal-00189567
The Spin Model Checker -Primer and Reference Manual, 2004. ,
LOTOS ? A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour, International Organization for Standardization ? Information Processing Systems ? Open Systems Interconnection, 1989. ,
Enhancements to LOTOS (E-LOTOS) International Standard 15437, International Organization for Standardization ? Information Technology, 2001. ,
POLYCHRONY for System Design, Journal of Circuits, Systems and Computers, vol.12, issue.03, 2003. ,
DOI : 10.1142/S0218126603000763
Argos: an automaton-based synchronous language, Computer Languages, vol.27, issue.1-3, pp.61-92, 2001. ,
DOI : 10.1016/S0096-0551(01)00016-9
URL : https://hal.archives-ouvertes.fr/hal-00273055
Efficient on-the-fly model-checking for regular alternation-free mu-calculus, Science of Computer Programming, vol.46, issue.3, pp.255-281, 2003. ,
DOI : 10.1016/S0167-6423(02)00094-1
URL : https://hal.archives-ouvertes.fr/inria-00072755
A Model Checking Language for Concurrent Value-Passing Systems, FM'08, number 5014 in LNCS, pp.148-164, 2008. ,
DOI : 10.1007/978-3-540-68237-0_12
URL : https://hal.archives-ouvertes.fr/inria-00315312
A Method for Synthesizing Sequential Circuits, Bell System Technical Journal, vol.34, issue.5, pp.1045-1079, 1955. ,
Calculi for synchrony and asynchrony, Theoretical Computer Science, vol.25, issue.3, pp.267-310, 1983. ,
DOI : 10.1016/0304-3975(83)90114-7
Modeling and validating globally asynchronous design in synchronous frameworks, Proceedings Design, Automation and Test in Europe Conference and Exhibition, p.10384, 2004. ,
DOI : 10.1109/DATE.2004.1268877
Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), pp.131-159, 2007. ,
DOI : 10.1109/ACSD.2005.10
Communicating Reactive State Machines: Design, Model and Implementation, IFAC Workshop on Distributed Computer Control Systems, 1998. ,
A Toolset for Modelling and Verification of GALS Systems, CAV '04, pp.506-509, 2004. ,
DOI : 10.1007/978-3-540-27813-9_47
The TFTP Protocol (Revision 2) RFC 1350, Internet Engineering Task Force, 1992. ,