Skip to Main content Skip to Navigation
Conference papers

Verification of an Industrial SystemC/TLM Model using LOTOS and CADP

Hubert Garavel 1 Claude Helmstetter 1 Olivier Ponsini 1 Wendelin Serwe 1 
1 VASY - System validation - Research and applications
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
Abstract : SystemC/TLM is a widely used standard for system level descriptions of complex architectures. It is particularly useful for fast simulation, thus allowing early development and testing of the targeted software. In general, formal verification of SystemC/TLM relies on the translation of the complete model into a language accepted by a verification tool. In this paper, we present an approach to the validation of a SystemC/TLM description by translation into LOTOS, reusing as much as possible of the original SystemC/TLM C++ code. To this end, we exploit a feature offered by the formal verification toolbox CADP, namely the import of external C code in a LOTOS model. We report on experiments of our approach on the BDisp, a complex graphical processing unit designed by STMicroelectronics.
Document type :
Conference papers
Complete list of metadata

Cited literature [18 references]  Display  Hide  Download
Contributor : Christine Mckinty Connect in order to contact the contributor
Submitted on : Thursday, July 30, 2009 - 10:19:39 AM
Last modification on : Tuesday, August 2, 2022 - 4:24:43 AM
Long-term archiving on: : Tuesday, June 15, 2010 - 9:48:20 PM


Files produced by the author(s)


  • HAL Id : inria-00408283, version 1


Hubert Garavel, Claude Helmstetter, Olivier Ponsini, Wendelin Serwe. Verification of an Industrial SystemC/TLM Model using LOTOS and CADP. 7th ACM-IEEE International Conference on Formal Methods and Models for Codesign MEMOCODE'2009, Jul 2009, Cambridge, MA, United States. ⟨inria-00408283⟩



Record views


Files downloads