Verification of an Industrial SystemC/TLM Model using LOTOS and CADP - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

Verification of an Industrial SystemC/TLM Model using LOTOS and CADP

Résumé

SystemC/TLM is a widely used standard for system level descriptions of complex architectures. It is particularly useful for fast simulation, thus allowing early development and testing of the targeted software. In general, formal verification of SystemC/TLM relies on the translation of the complete model into a language accepted by a verification tool. In this paper, we present an approach to the validation of a SystemC/TLM description by translation into LOTOS, reusing as much as possible of the original SystemC/TLM C++ code. To this end, we exploit a feature offered by the formal verification toolbox CADP, namely the import of external C code in a LOTOS model. We report on experiments of our approach on the BDisp, a complex graphical processing unit designed by STMicroelectronics.
Fichier principal
Vignette du fichier
Garavel-Helmstetter-Ponsini-Serwe-09.pdf (190.51 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00408283 , version 1 (30-07-2009)

Identifiants

  • HAL Id : inria-00408283 , version 1

Citer

Hubert Garavel, Claude Helmstetter, Olivier Ponsini, Wendelin Serwe. Verification of an Industrial SystemC/TLM Model using LOTOS and CADP. 7th ACM-IEEE International Conference on Formal Methods and Models for Codesign MEMOCODE'2009, Jul 2009, Cambridge, MA, United States. ⟨inria-00408283⟩
133 Consultations
426 Téléchargements

Partager

Gmail Facebook X LinkedIn More