F. Ghenassia, Transaction-Level Modeling with SystemC. TLM Concepts and Applications for Embedded Systems, 2005.

O. Ponsini and W. Serwe, A Schedulerless Semantics of TLM Models Written in SystemC Via Translation into LOTOS, FM'08, 2008.
DOI : 10.1007/978-3-540-68237-0_20
URL : https://hal.archives-ouvertes.fr/inria-00259944

H. Garavel, F. Lang, R. Mateescu, and W. Serwe, CADP??2006: A Toolbox for the Construction and Analysis of Distributed Processes, CAV'2007, pp.158-163, 2007.
DOI : 10.1007/978-3-540-73368-3_18
URL : https://hal.archives-ouvertes.fr/inria-00189021

C. Helmstetter, F. Maraninchi, L. Maillet-contoz, and M. Moy, Automatic Generation of Schedulings for Improving the Test Coverage of Systems-on-a-Chip, 2006 Formal Methods in Computer Aided Design, pp.171-178, 2006.
DOI : 10.1109/FMCAD.2006.10
URL : https://hal.archives-ouvertes.fr/hal-00311006

S. Kundu, M. Ganai, and R. Gupta, Partial order reduction for scalable testing of systemC TLM designs, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.936-941, 2008.
DOI : 10.1145/1391469.1391706

N. Blanc and D. Kroening, Race analysis for SystemC using model checking, pp.356-363, 2008.
DOI : 10.1109/iccad.2008.4681598
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.564.3993

C. Helmstetter, F. Maraninchi, and L. Maillet-contoz, Test Coverage for Loose Timing Annotations, FMICS'06, 2006.
DOI : 10.1007/978-3-540-70952-7_7
URL : https://hal.archives-ouvertes.fr/inria-00350936

R. Drechsler and D. Große, Reachability analysis for formal verification of SystemC, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools, pp.337-340, 2002.
DOI : 10.1109/DSD.2002.1115387

D. Große and R. Drechsler, CheckSyC: An Efficient Property Checker for RTL SystemC Designs, 2005 IEEE International Symposium on Circuits and Systems, pp.4167-4170, 2005.
DOI : 10.1109/ISCAS.2005.1465549

B. Niemann and C. Haubelt, Formalizing TLM with Communicating State Machines, FDL'06, pp.285-292, 2006.
DOI : 10.1007/978-1-4020-6149-3_14

D. Kroening and N. Sharygina, Formal verification of SystemC by automatic hardware/software partitioning, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05., pp.101-110, 2005.
DOI : 10.1109/MEMCOD.2005.1487900

M. Moy, F. Maraninchi, and L. Maillet-contoz, LusSy: an open tool for the analysis of systems-ona-chip at the transaction level Design Automation for Embedded Systems, 2006.

C. Traulsen, J. Cornet, M. Moy, and F. Maraninchi, A SystemC/TLM Semantics in Promela and Its Possible Applications, SPIN Workshop, 2007.
DOI : 10.1007/978-3-540-73370-6_14
URL : https://hal.archives-ouvertes.fr/hal-00294143

C. Helmstetter and O. Ponsini, A Comparison of Two SystemC/TLM Semantics for Formal Verification, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design, 2008.
DOI : 10.1109/MEMCOD.2008.4547687
URL : https://hal.archives-ouvertes.fr/inria-00275456

I. Iec, LOTOS ? a formal description technique based on the temporal ordering of observational behaviour, Genève, International Standard, vol.8807, 1989.

T. Bolognesi and E. Brinksma, Introduction to the ISO specification language LOTOS, Computer Networks and ISDN Systems, vol.14, issue.1, pp.25-59, 1988.
DOI : 10.1016/0169-7552(87)90085-7

H. Ehrig and B. Mahr, Fundamentals of Algebraic Specification 1 ? Equations and Initial Semantics, ser, EATCS Monographs on Theoretical Computer Science, vol.6, 1985.

R. Mateescu and D. Thivolle, A Model Checking Language for Concurrent Value-Passing Systems, FM'08, pp.148-164, 2008.
DOI : 10.1007/978-3-540-68237-0_12
URL : https://hal.archives-ouvertes.fr/inria-00315312