Semantics of transactional memory and automatic mutual exclusion, pp.8-63, 2008. ,
Designing Memory Consistency Models for Shared- Memory Multiprocessors, Univ. of Wisconsin, 1993. ,
Shared memory consistency models: a tutorial, Computer, vol.29, issue.12, pp.66-76, 1996. ,
DOI : 10.1109/2.546611
Weak ordering ? A new definition, pp.90-92, 1990. ,
Formalising Java's data race free guarantee, TPHOLs'07, Lecture Notes in Comput. Sci, pp.4732-4754, 2007. ,
Java memory model examples: good, bad and ugly, p.7, 2007. ,
Minimal and Optimal Computations of Recursive Programs, Journal of the ACM, vol.26, issue.1, pp.148-175, 1979. ,
DOI : 10.1145/322108.322122
Subtleties of transactional memory atomicity semantics, IEEE Computer Architecture Letters, vol.5, issue.2, 2006. ,
DOI : 10.1109/L-CA.2006.18
Atomic actions, INRIA Res. Rep. 1026 and EATCS Bull, pp.136-144, 1989. ,
A non-interleaving semantics for CCS based on proved transitions, Fundamenta Informaticae XI, pp.433-452, 1988. ,
URL : https://hal.archives-ouvertes.fr/inria-00075636
Flow Models of Distributed Computations: Three Equivalent Semantics for CCS, Information and Computation, vol.114, issue.2, pp.247-314, 1994. ,
DOI : 10.1006/inco.1994.1088
URL : https://hal.archives-ouvertes.fr/inria-00075078
An eventbased structural operational semantics of multi-threaded Java, in Formal Syntax and Semantics of JAVA, Lecture Notes in Comput. Sci, pp.1523-157, 1999. ,
The Java Memory Model: Operationally, Denotationally, Axiomatically, Lecture Notes in Comput. Sci, issue.07, pp.4421-331, 2007. ,
DOI : 10.1007/978-3-540-71316-6_23
Memory access buffering in multiprocessors, pp.434-442, 1986. ,
Location consistency-a new memory model and cache consistency protocol, IEEE Transactions on Computers, vol.49, issue.8, pp.798-813, 2000. ,
DOI : 10.1109/12.868026
On the importance of an end-to-end view of memory consistency in future computer systems, ISHPC'97, Lecture Notes in Comput. Sci, pp.1336-1366, 1997. ,
Memory consistency and event ordering in scalable shared-memory multiprocessors, ACM SIGARCH Computer Architecture News, vol.18, pp.3-15, 1990. ,
Proving sequential consistency of high-performance shared memories, ACM Symp. on Parallel Algorithms and Architectures, pp.292-303, 1991. ,
Cache consistency and sequential consistency, 1991. ,
What do high-level memory models mean for transactions?, Proceedings of the 2006 workshop on Memory system performance and correctness , MSPC '06, pp.6-62, 2006. ,
DOI : 10.1145/1178597.1178609
Oracle Semantics for Concurrent Separation Logic, Lecture Notes in Comput. Sci, vol.4960, issue.08, pp.353-360, 2008. ,
DOI : 10.1007/978-3-540-78739-6_27
Intel 64 architecture memory ordering white paper, 2007. ,
The Java memory model: a formal explanation, p.7, 2007. ,
Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, vol.21, issue.7, pp.558-565, 1978. ,
DOI : 10.1145/359545.359563
How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, vol.28, issue.9, pp.690-691, 1979. ,
DOI : 10.1109/TC.1979.1675439
Optimal reductions in the lambda calculus, in To H.B. Curry: Essays on Combinatory Logic, Lambda Calculus and Formalism, pp.159-191, 1980. ,
The Java memory model, pp.5-378, 2005. ,
High-level small-step operational semantics for transactions, pp.8-51, 2008. ,
Toward a Grainless Semantics for Shared-Variable Concurrency, Lecture Notes in Comput. Sci, vol.3328, pp.35-48, 2004. ,
DOI : 10.1007/978-3-540-30538-5_4
A theory of memory models, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming , PPoPP '07, pp.7-161, 2007. ,
DOI : 10.1145/1229428.1229469
Commit-reconcile & fences (CRF), ACM SIGARCH Computer Architecture News, vol.27, issue.2, pp.99-150, 1999. ,
DOI : 10.1145/307338.300992
A unified theory of shared memory consistency, Journal of the ACM, vol.51, issue.5, pp.800-849, 2004. ,
DOI : 10.1145/1017460.1017464