Reconfigurable Operator Based Multimedia Embedded Processor

Abstract : Image processing applications need embedded devices that can integrate evolutionary standards or various standards, that is to say devices have to be flexible to implement different algorithms at different times. In other respects these devices are constrained with stringent power requirements as well as high performance. Reconfigurable processor can address these points. However, previous reconfigurable architectures suffer from their interconnect cost and do not meet low power constraints. In this paper preliminary work about the design of a reconfigurable processor based on a coarse-grain granularity tailored for multimedia applications is presented. The architecture is flexible and scalable. Coarse-grain operators can be optimized in term of the function they implement, the data word-length and the parallelism speed-up. The processor is designed to limit interconnection overhead.
Type de document :
Communication dans un congrès
Reconfigurable Computing: Architectures, Tools and Applications, Mar 2009, Karlsruhe, Germany. Springer Berlin / Heidelberg, 5453, pp.39--49, 2009, 〈10.1007/978-3-642-00641-8_7〉
Liste complète des métadonnées

https://hal.inria.fr/inria-00432566
Contributeur : Daniel Menard <>
Soumis le : lundi 16 novembre 2009 - 16:18:23
Dernière modification le : lundi 24 septembre 2018 - 11:34:02

Identifiants

Collections

Citation

Daniel Menard, Emmanuel Casseau, Shafqat Khan, Olivier Sentieys, S. Chevobbe, et al.. Reconfigurable Operator Based Multimedia Embedded Processor. Reconfigurable Computing: Architectures, Tools and Applications, Mar 2009, Karlsruhe, Germany. Springer Berlin / Heidelberg, 5453, pp.39--49, 2009, 〈10.1007/978-3-642-00641-8_7〉. 〈inria-00432566〉

Partager

Métriques

Consultations de la notice

685