An Efficient and Scalable Approach for Implementing Fault-Tolerant DSM Architectures

Christine Morin 1 Anne-Marie Kermarrec 2 Michel Banâtre 3 Alain Gefflaut 4
1 PARIS - Programming distributed parallel systems for large scale numerical simulation
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, ENS Cachan - École normale supérieure - Cachan, Inria Rennes – Bretagne Atlantique
3 SOLIDOR - Design of Distributed Operating Systems
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : Distributed Shared Memory (DSM) architectures are attractive to execute high performance parallel applications. Made up of a large number of components, these architectures have however a high probability of failure. We propose a protocol to tolerate node failures in cache-based DSM architectures. The proposed solution is based on backward error recovery and consists of an extension to the existing coherence protocol to manage data used by processors for the computation and recovery data used for fault tolerance. This approach can be applied to both Cache Only Memory Architectures (COMA) and Shared Virtual Memory (SVM) systems. The implementation of the protocol in a COMA architecture has been evaluated by simulation. The protocol has also been implemented in an SVM system on a network of workstations. Both simulation results and measurements show that our solution is efficient and scalable.
Document type :
Journal articles
Complete list of metadatas

Cited literature [27 references]  Display  Hide  Download

https://hal.inria.fr/inria-00435092
Contributor : Christine Morin <>
Submitted on : Monday, November 23, 2009 - 3:32:24 PM
Last modification on : Friday, November 16, 2018 - 1:24:42 AM
Long-term archiving on : Thursday, June 17, 2010 - 9:29:54 PM

File

t0414.pdf
Publisher files allowed on an open archive

Identifiers

  • HAL Id : inria-00435092, version 1

Citation

Christine Morin, Anne-Marie Kermarrec, Michel Banâtre, Alain Gefflaut. An Efficient and Scalable Approach for Implementing Fault-Tolerant DSM Architectures. IEEE Transactions on Computers, Institute of Electrical and Electronics Engineers, 2000, IEEE Transactions on Computers, 49 (5), pp.414-430. ⟨http://www.computer.org/portal/web/csdl/doi/10.1109/12.859537⟩. ⟨inria-00435092⟩

Share

Metrics

Record views

430

Files downloads

274