Flexible interconnection network for dynamically and partially reconfigurable architectures

Abstract : The dynamic and partial reconfiguration of FPGAs enables the dynamic placement in reconfigurable zones of the tasks that describe an application. However, the dynamic management of the tasks impacts the communications since tasks are not present in the FPGA during all computation time. So, the task manager should ensure the allocation of each new task and their interconnection which is performed by a flexible interconnection network. In this article, various communication architectures, in particular interconnection networks, are studied. Each architecture is evaluated with respect to its suitability for the paradigm of the dynamic and partial reconfiguration in FPGA implementations. This study leads us to propose the DRAFT network that supports the communication constraints into the context of dynamic reconfiguration. We also present DRAGOON, the automatic generator of networks, which allows to implement and to simulate the DRAFT topology. Finally, DRAFT and the two most popular Networks-on-Chip are implemented in several configurations using DRAGOON, and compared considering real implementation results.
Type de document :
Article dans une revue
International Journal on Reconfigurable Computing (IJRC), Hindawi Publishing Corporation, 2010
Liste complète des métadonnées

https://hal.inria.fr/inria-00437763
Contributeur : Daniel Chillet <>
Soumis le : mardi 1 décembre 2009 - 14:04:00
Dernière modification le : mercredi 16 mai 2018 - 11:23:26

Identifiants

  • HAL Id : inria-00437763, version 1

Citation

Ludovic Devaux, Sana Ben Sassi, Sebastien Pillement, Daniel Chillet, Didier Demigny. Flexible interconnection network for dynamically and partially reconfigurable architectures. International Journal on Reconfigurable Computing (IJRC), Hindawi Publishing Corporation, 2010. 〈inria-00437763〉

Partager

Métriques

Consultations de la notice

590