Skip to Main content Skip to Navigation

Spatio-temporal Coding to Improve Speed and Noise Tolerance of On-chip Interconnect

Abstract : This paper introduces a new coding scheme that simultaneously tackles different design issues of interconnections such as noise, crosstalk and power consumption. The scheme is based on temporal skewing between data words on even and odd lines of an interconnection link, and its hardware implementation is simple and area-efficient. The proposed scheme permits to double the bandwidth of the interconnect while improving its noise tolerance. This is achieved through the simultaneous use of two error detecting techniques: temporal redundancy and parity. Improved noise tolerance property provided by our design enables to decrease the power supply voltage and hence to reduce power consumption of the interconnect.
Document type :
Journal articles
Complete list of metadatas

https://hal.inria.fr/inria-00438322
Contributor : Sébastien Pillement <>
Submitted on : Thursday, December 3, 2009 - 12:12:12 PM
Last modification on : Tuesday, February 11, 2020 - 1:18:22 AM

Identifiers

Citation

Sébastien Pillement, Jm. Philippe, Olivier Sentieys. Spatio-temporal Coding to Improve Speed and Noise Tolerance of On-chip Interconnect. Microelectronics Journal, Elsevier, 2010, ⟨10.1016/j.mejo.2009.11.001⟩. ⟨inria-00438322⟩

Share

Metrics

Record views

763