Information-flow models for shared memory with an application to the powerPC architecture, IEEE Transactions on Parallel and Distributed Systems, vol.14, issue.5, 2003. ,
DOI : 10.1109/TPDS.2003.1199067
Shared memory consistency models: a tutorial, Computer, vol.29, issue.12, pp.66-76, 1995. ,
DOI : 10.1109/2.546611
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.106.5742
Memory model = instruction reordering + store atomicity, Proc. ISCA, 2006. ,
Interactive Theorem Proving and Program Development: Coq'Art: The Calculus of Inductive Constructions ,
DOI : 10.1007/978-3-662-07964-5
URL : https://hal.archives-ouvertes.fr/hal-00344237
Effective Program Verification for Relaxed Memory Models, 2008. ,
DOI : 10.1007/978-3-540-70545-1_12
Memory model safety of programs, 2008. ,
Reasoning About Parallel Architectures, 1992. ,
Memory access dependencies in shared-memory multiprocessors, IEEE Transactions on Software Engineering, vol.16, issue.6, 1990. ,
DOI : 10.1109/32.55094
TSOtool, Proc. ISCA, 2004. ,
DOI : 10.1145/1028176.1006710
How to make a correct multiprocess program execute correctly on a multiprocessor, IEEE Transactions on Computers, vol.46, issue.7, pp.779-782, 1979. ,
DOI : 10.1109/12.599898
Race-free interconnection networks and multiprocessor consistency, ACM SIGARCH Computer Architecture News, vol.19, issue.3, pp.106-115, 1991. ,
DOI : 10.1145/115953.115964
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.21.8635
The Java Memory Model, Proc. POPL 05 ,
The semantics of x86-CC multiprocessor machine code, Proc. POPL, 2009. ,
Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems, vol.10, issue.2, pp.282-312, 1988. ,
DOI : 10.1145/42190.42277