N. C. Audsley, A. Burns, M. Richardson, K. W. Tindell, and A. J. Wellings, Applying new scheduling theory to static priority pre-emptive scheduling, Software Engineering Journal, vol.8, issue.5, pp.284-292, 1993.
DOI : 10.1049/sej.1993.0034
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.2794

S. Balakrishnan and F. Ozguner, A priority-driven flow control mechanism for real-time traffic in multiprocessor networks, IEEE Transactions on Parallel and Distributed Systems, vol.9, issue.7, pp.664-678, 1998.
DOI : 10.1109/71.707545

L. Benini and G. D. Micheli, Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, pp.70-78, 2002.
DOI : 10.1109/2.976921

T. Bjerregaard and S. Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys, vol.38, issue.1, 2006.
DOI : 10.1145/1132952.1132953

T. Bjerregaard and J. Spars, A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-Chip, 11th IEEE International Symposium on Asynchronous Circuits and Systems, pp.34-43, 2005.
DOI : 10.1109/ASYNC.2005.7

E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture, vol.50, issue.2-3, pp.105-128, 2004.
DOI : 10.1016/j.sysarc.2003.07.004

W. J. Dally, Virtual-channel flow control, IEEE Transactions on Parallel and Distributed Systems, vol.3, issue.2, pp.194-205, 1992.
DOI : 10.1109/71.127260

W. J. Dally, Route packets, not wires: on-chip interconnection networks, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp.684-689, 2001.
DOI : 10.1109/DAC.2001.935594

S. Furber and J. Bainbridge, Future trends in SoC interconnect, IEEE International Symposium on VLSI Design, Automation and Test, pp.183-186, 2005.

K. Goossens, J. Dielissen, and A. Radulescu, ??thereal Network on Chip:Concepts, Architectures, and Implementations, IEEE Design and Test of Computers, vol.22, issue.5, pp.414-421, 2005.
DOI : 10.1109/MDT.2005.99

S. L. Hary and F. Ozguner, Feasibility test for real-time communication using wormhole routing, IEE Proceedings -Computers and Digital Techniques, pp.273-278, 1997.
DOI : 10.1049/ip-cdt:19971369

N. Kavaldjiev, G. J. Smith, P. G. Jansen, and P. T. Wolkotte, A Virtual Channel Network-on-Chip for GT and BE traffic, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), p.211, 2006.
DOI : 10.1109/ISVLSI.2006.13

]. B. Kim, J. Kim, S. J. Hong, and S. Lee, A realtime communication method for wormhole switching networks, ICPP '98: Proceedings of the International Conference on Parallel Processing, pp.527-534, 1998.

Z. Lu, A. Jantsch, and I. Sander, Feasibility analysis of messages for on-chip networks using wormhole routing, Proceedings of the 2005 conference on Asia South Pacific design automation , ASP-DAC '05, pp.960-964, 2005.
DOI : 10.1145/1120725.1120767

M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip, Proceedings Design, Automation and Test in Europe Conference and Exhibition, p.20890, 2004.
DOI : 10.1109/DATE.2004.1269001

L. M. Ni and P. K. Mckinley, A survey of wormhole routing techniques in direct networks, Computer, vol.26, issue.2, pp.62-76, 1993.
DOI : 10.1109/2.191995

Z. Shi and A. Burns, Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), pp.161-170, 2008.
DOI : 10.1109/NOCS.2008.4492735

Z. Shi and A. Burns, Real-Time Communication Analysis with a Priority Share Policy in On-Chip Networks, 2009 21st Euromicro Conference on Real-Time Systems, pp.3-12, 2009.
DOI : 10.1109/ECRTS.2009.17

D. Wiklund and D. Liu, SoCBUS: switched network on chip for hard real time embedded systems, Proceedings International Parallel and Distributed Processing Symposium, pp.78-79, 2003.
DOI : 10.1109/IPDPS.2003.1213180

P. T. Wolkotte, G. J. Smit, G. K. Rauwerda, and L. T. Smit, An energy-efficient reconfigurable circuitswitched network-on-chip, IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) -Workshop 3, pp.155-156, 2005.