Skip to Main content Skip to Navigation
Conference papers

On-the-Fly Evaluation of FPGA-Based True Random Number Generator

Abstract : Many embedded security chips require a high- quality digital True Random Number Generator (TRNG). Re- cently, some new TRNGs have been proposed in the literature, innovating by their new architectures. Moreover, some of them don't need to use the post-processing unit usually required in TRNG constructions. As a result, the TRNG data rate is enhanced and the produced random bits only depend on the noise source and its sampling. However, selecting a TRNG can be a del- icate problem. In a hardware context (e.g. Field-Programmable Gate Array (FPGA) or Application-Specific Integrated Circuit (ASIC) implementation), the design area and power consumption are important criterions. To the best of our knowledge, no effective comparison of several TRNGs appears in the literature. This paper evaluates the randomness behavior, the area and the power consumption of the latest TRNGs. These investigations are realized into real conditions, by implementing the TRNGs into FPGA circuits.
Complete list of metadatas

Cited literature [9 references]  Display  Hide  Download

https://hal.inria.fr/inria-00445943
Contributor : Olivier Sentieys <>
Submitted on : Monday, January 11, 2010 - 3:57:04 PM
Last modification on : Monday, July 20, 2020 - 1:06:04 PM
Long-term archiving on: : Thursday, June 17, 2010 - 10:37:53 PM

File

Santoro09a.pdf
Publisher files allowed on an open archive

Identifiers

Citation

Renaud Santoro, Olivier Sentieys, Sébastien Roy. On-the-Fly Evaluation of FPGA-Based True Random Number Generator. IEEE Computer Society Annual Symposium on VLSI, ISVLSI'09, May 2009, Tampa, Florida, United States. ⟨10.1109/ISVLSI.2009.33⟩. ⟨inria-00445943⟩

Share

Metrics

Record views

477

Files downloads

1407