Modeling of Interconnection Networks in Massively Parallel Processor Architectures, 20th International Conference on Architecture of Computing Systems (ARCS), pp.268-282, 2007. ,
DOI : 10.1007/978-3-540-71270-1_20
URL : https://hal.archives-ouvertes.fr/inria-00536724
A survey on dynamically recon?gurable processors, IEICE TRANSACTIONS on Communications, issue.12, pp.3179-3187, 2006. ,
The mimola language version 4, 1994. ,
Architecture and CAD for Deep-Submicron FPGAs, 1999. ,
DOI : 10.1007/978-1-4615-5145-4
A ?exible code generation framework for the design of application speci?c programmable processors, International workshop on Hardware/Software Codesign, pp.27-32, 1999. ,
Describing instruction set processors using nML, Proceedings the European Design and Test Conference. ED&TC 1995, 1995. ,
DOI : 10.1109/EDTC.1995.470354
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.3477
ISDL, Proceedings of the 34th annual conference on Design automation conference , DAC '97, pp.299-302, 1997. ,
DOI : 10.1145/266021.266108
Novel Switch Block Architecture Using Non-Volatile Functional Pass-Gate for Multi-Context FPGAs, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05), pp.46-50, 2005. ,
DOI : 10.1109/ISVLSI.2005.52
Architecture Exploration for Embedded Processors with Lisa, 2002. ,
DOI : 10.1007/978-1-4757-4538-2
UDL/I standardization effort another approach to HDL standard, Euro ASIC '91, pp.388-393, 1991. ,
DOI : 10.1109/EUASIC.1991.212831
A prototype chip of multicontext FPGA with DRAM for virtual hardware, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455), pp.17-18, 2001. ,
DOI : 10.1109/ASPDAC.2001.913267
FPGA architecture extensions for preemptive multitasking and hardware defragmentation, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921), pp.433-436, 2004. ,
DOI : 10.1109/FPT.2004.1393318
Object-Oriented Meta Tools for Recon?gurable Architectures, Recon?gurable Technology: FPGAs for Computing and Applications II, pp.69-79, 2000. ,
DOI : 10.1117/12.402529
Ef?cient dynamic recon?guration for multi-context embedded fpga, Symposium on Integrated Circuits and Systems Design (SBCCI), 2008. ,
DOI : 10.1145/1404371.1404428
URL : https://hal.inria.fr/inria-00446064/file/LalletSBCCI08.pdf
Wideband CDMA For Third Generation Mobile Communication, 1998. ,
Dart : A functionallevel recon?gurable architecture for high energy ef?ciency, EURASIP Journal on Embedded Systems, p.13, 2007. ,
XC4000E and XC4000X Series Field Programmable Gate Arrays, 1999. ,