A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications

Abstract : Low Density Parity Check (LDPC) codes have recently been chosen in the CCSDS standard for uses in near-earth applications. The specified code belongs to the class of Quasi-Cyclic LDPC codes which provide very high data rates and high reliability. Even if these codes are suited to high data rate, the complexity of LDPC decoding is a real challenge for hardware engineers. This paper presents a generic architecture for a CCSDS LDPC decoder. This architecture uses the regularity and the parallelism of the code and a genericity based on an optimized storage of the data. Two FPGA implementations are proposed: the first one is low-cost oriented and the second one targets high-speed decoder.
Complete list of metadatas

Cited literature [6 references]  Display  Hide  Download

https://hal.inria.fr/inria-00449731
Contributor : François Charot <>
Submitted on : Friday, January 22, 2010 - 2:43:56 PM
Last modification on : Friday, November 16, 2018 - 1:40:02 AM
Long-term archiving on: Thursday, June 17, 2010 - 11:12:22 PM

File

charot_date09.pdf
Publisher files allowed on an open archive

Identifiers

  • HAL Id : inria-00449731, version 1

Citation

Fabien Demangel, Nicolas Fau, Nicolas Drabik, François Charot, Christophe Wolinski. A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications. Design, Automation & Test in Europe Conference & Exhibition, 2009 (DATE '09), Apr 2009, Nice, France. pp.1242-1245. ⟨inria-00449731⟩

Share

Metrics

Record views

671

Files downloads

1216