A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture

François Charot 1 Christophe Wolinski 1 Nicolas Fau 2 François Hamon 2
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
2 R-interface
Abstract : We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the 802.16e WiMax standard. The proposed design is fully compliant with all the code classes defined by the standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency of 160 MHz which mostly satisfies communication throughput in the case of the WiMax Mobile communication.
Document type :
Conference papers
Complete list of metadatas
https://hal.inria.fr/inria-00449829
Contributor : François Charot <>
Submitted on : Friday, January 22, 2010 - 5:33:29 PM
Last modification on : Friday, November 16, 2018 - 1:40:03 AM
Long-term archiving on: Friday, June 18, 2010 - 1:19:49 AM

File

charot_fccm08.pdf
Publisher files allowed on an open archive

Identifiers

  • HAL Id : inria-00449829, version 1

Collections

CNRS | INRIA | IRISA | UNIV-RENNES1 | IRISA-D3 | INSTITUT-TELECOM | UR1-UFR-ISTIC | UNIV-RENNES

Citation

François Charot, Christophe Wolinski, Nicolas Fau, François Hamon. A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture. 16th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM 2008), Apr 2008, Palo Alto, United States. pp.314-315. ⟨inria-00449829⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

378

Files downloads

673

 

 

Contact

archive-ouverte@inria.fr