A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture

Résumé

We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the 802.16e WiMax standard. The proposed design is fully compliant with all the code classes defined by the standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency of 160 MHz which mostly satisfies communication throughput in the case of the WiMax Mobile communication.
Fichier principal
Vignette du fichier
charot_fccm08.pdf (238.56 Ko) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte

Dates et versions

inria-00449829 , version 1 (22-01-2010)

Identifiants

  • HAL Id : inria-00449829 , version 1

Citer

François Charot, Christophe Wolinski, Nicolas Fau, François Hamon. A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture. 16th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM 2008), Apr 2008, Palo Alto, United States. pp.314-315. ⟨inria-00449829⟩
106 Consultations
370 Téléchargements

Partager

Gmail Facebook X LinkedIn More