HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture

Abstract : We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the 802.16e WiMax standard. The proposed design is fully compliant with all the code classes defined by the standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency of 160 MHz which mostly satisfies communication throughput in the case of the WiMax Mobile communication.
Document type :
Conference papers
Complete list of metadata

Contributor : François Charot Connect in order to contact the contributor
Submitted on : Friday, January 22, 2010 - 5:33:29 PM
Last modification on : Thursday, January 20, 2022 - 5:33:14 PM
Long-term archiving on: : Friday, June 18, 2010 - 1:19:49 AM


Publisher files allowed on an open archive


  • HAL Id : inria-00449829, version 1


François Charot, Christophe Wolinski, Nicolas Fau, François Hamon. A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture. 16th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM 2008), Apr 2008, Palo Alto, United States. pp.314-315. ⟨inria-00449829⟩



Record views


Files downloads