A Parallel and Modular Architecture for 802.16e LDPC Codes
Résumé
We propose a parallel and modular architecture well suited to 802.16e WiMax LDPC code decoding. The proposed design is fully compliant with all the code classes defined by the WiMax standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency of 160 MHz which mostly satisfies communication throughput in the case of the WiMax Mobile communication.
Domaines
Architectures Matérielles [cs.AR]
Origine : Fichiers éditeurs autorisés sur une archive ouverte
Loading...