A. Blanksby and C. Howland, A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder, IEEE Journal of Solid-State Circuits, vol.37, issue.3, pp.404-412, 2002.
DOI : 10.1109/4.987093

J. Chen and M. P. Fossorier, Density Evolution for BP- Based Decoding Algorithms of LDPC Codes and their Quantized Versions, Proceedings of the IEEE Global Telecommunications Conference, pp.1378-1382, 2002.

M. Cocco, J. Dielissen, M. Heijligers, A. Hekstra, and J. Huisken, A scalable architecture for LDPC decoding, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.88-93, 2004.
DOI : 10.1109/DATE.2004.1269212

F. Kienle, T. Brack, and N. Wehn, A Synthesizable IP Core for DVB-S2 LDPC Code Decoding, Design, Automation and Test in Europe, pp.100-105, 2005.
DOI : 10.1109/DATE.2005.39

URL : https://hal.archives-ouvertes.fr/hal-00181830

D. J. Mackay, Good error-correcting codes based on very sparse matrices, IEEE Transactions on Information Theory, vol.45, issue.2, pp.399-431, 1999.
DOI : 10.1109/18.748992

M. Mansour and N. Shanbhag, Architecture-aware low-density parity-check codes, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., pp.57-60, 2003.
DOI : 10.1109/ISCAS.2003.1205886

P. Urard, L. Paumier, P. Georgelin, T. Michel, V. Lebars et al., A 135Mbps DVB-S2 Compliant Codec based on 64800-bit LDPC and BCH Codes, Proceedings of the Design Automation ConferenceDAC 2005), pp.547-548, 2005.