Area and Reconfiguration Time Minimization of the Communication Network in Regular 2D Reconfigurable Architectures

Christophe Wolinski 1 Krzysztof Kuchcinski 2 Jürgen Teich 3 Frank Hannig 3
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
2 Department of Computer Science [Lund]
3 CS 12 - Department of Computer Science 12, Hardware-Software-Co-Design
Abstract : In this paper, we introduce a constraint programming- based approach for the optimization of area and of reconfiguration time for communication networks for a class of regular 2D reconfigurable processor array architectures. For a given set of different algorithms the execution of which is supposed to be switched upon request at run-time, we provide static solutions for the optimal routing of data between processors. Here, we support also multi-casting data transfers for the first time. The routing found by our method minimizes the area or the reconfiguration time of the communication network, when switching between the execution of these algorithms. In fact, when switching, the communication network reconfiguration can be executed in just a few clock cycles. Moreover the communication network area can be minimized signifiHeidelbergcantly (62% in average).
Type de document :
Communication dans un congrès
International Conference on Field Programmable Logic and Applications (FPL 2008), Sep 2008, Heidelberg, Germany. pp.391-396, 2008, 〈10.1109/FPL.2008.4629969〉
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/inria-00451667
Contributeur : François Charot <>
Soumis le : vendredi 29 janvier 2010 - 16:11:15
Dernière modification le : mercredi 16 mai 2018 - 11:23:26
Document(s) archivé(s) le : vendredi 18 juin 2010 - 17:31:40

Fichier

wolinski-fpl08.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Collections

INRIA | IRISA | IRISA-D3 | UR1-UFR-ISTIC | UNIV-RENNES

Citation

Christophe Wolinski, Krzysztof Kuchcinski, Jürgen Teich, Frank Hannig. Area and Reconfiguration Time Minimization of the Communication Network in Regular 2D Reconfigurable Architectures. International Conference on Field Programmable Logic and Applications (FPL 2008), Sep 2008, Heidelberg, Germany. pp.391-396, 2008, 〈10.1109/FPL.2008.4629969〉. 〈inria-00451667〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

229

Téléchargements de fichiers

114

Contact


archive-ouverte@inria.fr