A. Ahmadinia, C. Bobda, J. Ding, M. Majer, J. Teich et al., A Practical Approach for Circuit Routing on Dynamic ReconÀgurable Devices, Proc. of the 16th Int. Workshop on Rapid System Prototyping (RSP), pp.84-90, 2005.

L. Benini and G. Micheli, Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, 2001.
DOI : 10.1109/2.976921

C. Bobda and A. Ahmadinia, Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices, IEEE Design and Test of Computers, vol.22, issue.5, pp.443-451, 2005.
DOI : 10.1109/MDT.2005.109

F. Hannig and J. Teich, Resource constrained and speculative scheduling of an algorithm class with run-time dependent conditionals, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004., pp.17-27, 2004.
DOI : 10.1109/ASAP.2004.1342455

A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg et al., Network on Chip: An Architecture for Billion Transistor Era, Proc. of the Int. NorChip Conference, 2000.

M. Hübner, C. Schuck, M. Kühnle, and J. Becker, New 2- Dimensional Partial Dynamic ReconÀguration Techniques for Realtime Adaptive Microelectronic Circuits, Proc. of the Symposium on Emerging VLSI Technologies and Architectures (ISVLSI), p.97, 2006.

D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich, A highly parameterizable parallel processor array architecture, 2006 IEEE International Conference on Field Programmable Technology, pp.105-112, 2006.
DOI : 10.1109/FPT.2006.270293

K. Kuchcinski, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.3, pp.355-383, 2003.
DOI : 10.1145/785411.785416

N. Moreano, G. Araujo, Z. Huang, and S. Malik, Datapath Merging and Interconnection Sharing for ReconÀgurable Architectures, Proc. of the 15th Int. Symposium on System Synthesis (ISSS), pp.38-43, 2002.

S. Siegel, R. Merker, F. Hannig, and J. Teich, Communicationconscious Mapping of Regular Nested Loop Programs onto Massively Parallel Processor Arrays, Proc. of the 18th Int. Conference on Parallel and Distributed Computing and Systems (PDCS), pp.71-76, 2006.

M. N. Velev and P. Gao, Comparison of Boolean SatisÀability Encodings on FPGA Detailed Routing Problems, Proc. of the conference on Design, Automation and Test in Europe (DATE), pp.1268-1273, 2008.

C. Wolinski, K. Kuchcinski, J. Teich, and F. Hannig, Optimization of Routing and ReconÀguration Overhead in Programmable Processor Array Architectures, Proc. of the 16th IEEE Symposium on Field- Programmable Custom Computing Machines (FCCM), poster, 2008.