Optimizing DDR-SDRAM Communications at C-level for Automatically-Generated Hardware Accelerators. An Experience with the Altera C2H HLS Tool.

Christophe Alias 1 Alain Darte 1 Alexandru Plesco 1
1 COMPSYS - Compilation and embedded computing systems
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : High-level synthesis tools are now getting more mature for generating hardware accelerators with an optimized internal structure, thanks to efficient scheduling techniques, resource sharing, and finite-state machines generation. However, interfacing them with the outside world, i.e., integrating the automatically-generated hardware accelerators within the complete design, with optimized communications, so that they achieve the best throughput, remains a very hard task, reserved to expert designers. In general, the designers are still responsible for programming all the necessary glue (most of the time in VHDL/Verilog) to get an efficient design. Taking the example of C2H, the HLS tool from Altera, and of hardware accelerators communicating to an external DDR-SDRAM memory, we show that it is possible to restructure the application code, to generate adequate communication processes, in C, and to compile them all with C2H, so that the resulting application is highly-optimized, with full usage of the memory bandwidth. In other words, our study shows that HLS tools can be used as back-end compilers for front-end optimizations, as it is the case for standard compilation with high-level transformations developed on top of assembly-code optimizers. We believe this is the way to go for making HLS tools viable.
Type de document :
Rapport
[Research Report] RR-7281, INRIA. 2010, pp.19
Liste complète des métadonnées

Littérature citée [19 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00482035
Contributeur : Christophe Alias <>
Soumis le : vendredi 7 mai 2010 - 18:14:25
Dernière modification le : vendredi 20 avril 2018 - 15:44:23
Document(s) archivé(s) le : jeudi 30 juin 2011 - 12:39:16

Fichier

RR-7281.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00482035, version 1

Collections

Citation

Christophe Alias, Alain Darte, Alexandru Plesco. Optimizing DDR-SDRAM Communications at C-level for Automatically-Generated Hardware Accelerators. An Experience with the Altera C2H HLS Tool.. [Research Report] RR-7281, INRIA. 2010, pp.19. 〈inria-00482035〉

Partager

Métriques

Consultations de la notice

487

Téléchargements de fichiers

924