Data wordlength optimization for FPGA synthesis,

Daniel Menard 1 Nicolas Hervé 1 Olivier Sentieys 1
1 R2D2 - Reconfigurable and Retargetable Digital Devices
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes, ENSSAT - École Nationale Supérieure des Sciences Appliquées et de Technologie
Abstract : Field programmable gate arrays (FPGAs) are now considered as a real alternative for digital signal processing (DSP) applications. But, new methodologies are still needed to automatically map a DSP application into an FPGA with respect to design constraints such as area, power consumption, execution time and time-to-market. Moreover DSP applications are frequently specified using floating-point arithmetic whereas fixed-point arithmetic should be used on FPGA. In this paper, a high-level synthesis methodology under constraints is presented. The originality is to consider a computation accuracy constraint. The methodology is based on a fixed-point operator library which characterizes the operators cost according to their wordlength. An error noise propagation model is used to compute an analytical expression of the accuracy in function of the signals wordlength. To obtain an efficient hardware implementation, the data wordlength optimization process is coupled with the high-level synthesis. In addition, the accuracy evaluation is done through an analytical method, which drastically reduces the optimization time.
Type de document :
Communication dans un congrès
IEEE Workshop on Signal Processing Systems Design and Implementationn, Nov 2005, Athens, Greece. 2005, 〈http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1579941&isnumber=33371〉. 〈10.1109/SIPS.2005.1579941〉
Liste complète des métadonnées

https://hal.inria.fr/inria-00482912
Contributeur : Daniel Menard <>
Soumis le : mardi 11 mai 2010 - 21:06:13
Dernière modification le : mercredi 16 mai 2018 - 11:23:04

Lien texte intégral

Identifiants

Collections

Citation

Daniel Menard, Nicolas Hervé, Olivier Sentieys. Data wordlength optimization for FPGA synthesis,. IEEE Workshop on Signal Processing Systems Design and Implementationn, Nov 2005, Athens, Greece. 2005, 〈http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1579941&isnumber=33371〉. 〈10.1109/SIPS.2005.1579941〉. 〈inria-00482912〉

Partager

Métriques

Consultations de la notice

172