Skip to Main content Skip to Navigation
New interface
Conference papers

DSP Code Generation with Optimized Data Word-Length Selection

Daniel Menard 1 Olivier Sentieys 1 
1 R2D2 - Reconfigurable and Retargetable Digital Devices
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes, ENSSAT - École Nationale Supérieure des Sciences Appliquées et de Technologie
Abstract : Digital signal processing applications are implemented in embedded systems with fixed-point arithmetic to minimize the cost and the power consumption. To reduce the application time-to-market,methodologies for automatically determining the fixed-point specification are required. In this paper, a new methodology for optimizing the fixed-point specification in the case of software implementation is described. Especially, the technique proposed to select the data word-length under a computation accuracy constraint is detailed. Indeed, the latest DSP generation allows to manipulate a wide range of data types through sub-word parallelism and multiple-precision instructions. In comparison with the existing methodologies, the DSP architecture is completely taken into account to optimize the execution time under accuracy constraint. Moreover, the computation accuracy evaluation is based on an analytical approach which allows to minimize the optimization time of the fixed-point specification. The experimental results underline the efficiency of our approach.
Complete list of metadata
Contributor : Daniel Menard Connect in order to contact the contributor
Submitted on : Wednesday, May 12, 2010 - 7:49:55 AM
Last modification on : Friday, February 4, 2022 - 3:19:32 AM



Daniel Menard, Olivier Sentieys. DSP Code Generation with Optimized Data Word-Length Selection. 8th International Workshop on Software and Compilers for Embedded Systems SCOPES 2004, Sep 2004, Amsterdam, Netherlands. ⟨10.1007/b99901⟩. ⟨inria-00482942⟩



Record views