Skip to Main content Skip to Navigation
Conference papers

Integrating Mode Automata Control Models in SoC Co-Design for Dynamically Reconfigurable FPGAs

Imran Rafiq Quadri 1, 2, * Samy Meftali 1, 2 Jean-Luc Dekeyser 1, 2
* Corresponding author
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : The number of integrated transistors that can be contained on a chip are increasing at an exponential rate, along with rise in targeted sophisticated applications. Thus the design of Systems-on-Chip (SoC) is becoming more and more complex. Hence there is a critical need to find new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel approach for expressing system adaptivity and reconfigurability in Gaspard, a SoC co-design framework, with special focus on partially dynamically reconfigurable FPGAs. The framework is compliant with UML MARTE profile proposed by Object Management Group, for modeling and analysis of realtime embedded systems. The overall objective is to carry out system modeling at a high abstraction level expressed in UML; and afterwards, transform these high level models into detailed enriched lower level models in order to automatically generate the necessary code for final FPGA synthesis
Document type :
Conference papers
Complete list of metadata

Cited literature [27 references]  Display  Hide  Download

https://hal.inria.fr/inria-00486919
Contributor : Imran Rafiq Quadri <>
Submitted on : Thursday, May 27, 2010 - 11:28:13 AM
Last modification on : Thursday, February 21, 2019 - 10:52:49 AM
Long-term archiving on: : Friday, October 19, 2012 - 3:05:24 PM

File

dasip09_irq_paper.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : inria-00486919, version 1

Collections

Citation

Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. Integrating Mode Automata Control Models in SoC Co-Design for Dynamically Reconfigurable FPGAs. International Conference on Design and Architectures for Signal and Image Processing (DASIP 09), Sep 2009, Nice, France. ⟨inria-00486919⟩

Share

Metrics

Record views

545

Files downloads

291