Integrating Mode Automata Control Models in SoC Co-Design for Dynamically Reconfigurable FPGAs

Imran Rafiq Quadri 1, 2, * Samy Meftali 1, 2 Jean-Luc Dekeyser 1, 2
* Auteur correspondant
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : The number of integrated transistors that can be contained on a chip are increasing at an exponential rate, along with rise in targeted sophisticated applications. Thus the design of Systems-on-Chip (SoC) is becoming more and more complex. Hence there is a critical need to find new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel approach for expressing system adaptivity and reconfigurability in Gaspard, a SoC co-design framework, with special focus on partially dynamically reconfigurable FPGAs. The framework is compliant with UML MARTE profile proposed by Object Management Group, for modeling and analysis of realtime embedded systems. The overall objective is to carry out system modeling at a high abstraction level expressed in UML; and afterwards, transform these high level models into detailed enriched lower level models in order to automatically generate the necessary code for final FPGA synthesis
Type de document :
Communication dans un congrès
International Conference on Design and Architectures for Signal and Image Processing (DASIP 09), Sep 2009, Nice, France. 2009
Liste complète des métadonnées

Littérature citée [27 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00486919
Contributeur : Imran Rafiq Quadri <>
Soumis le : jeudi 27 mai 2010 - 11:28:13
Dernière modification le : vendredi 30 mars 2018 - 16:08:30
Document(s) archivé(s) le : vendredi 19 octobre 2012 - 15:05:24

Fichier

dasip09_irq_paper.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00486919, version 1

Collections

Citation

Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. Integrating Mode Automata Control Models in SoC Co-Design for Dynamically Reconfigurable FPGAs. International Conference on Design and Architectures for Signal and Image Processing (DASIP 09), Sep 2009, Nice, France. 2009. 〈inria-00486919〉

Partager

Métriques

Consultations de la notice

381

Téléchargements de fichiers

247