SCMP Architecture: An Asymmetric Multiprocessor System-on-Chip for Dynamic Applications - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

SCMP Architecture: An Asymmetric Multiprocessor System-on-Chip for Dynamic Applications

Résumé

Future systems will have to support multiple and concurrent dynamic compute-intensive applications, while respecting real-time and energy consumption constraints. Within this framework, this paper presents an architecture, named SCMP. This asymmetric multiprocessor can support dynamic migration and preemption of tasks, thanks to a concurrent control of tasks, while offering a specific data sharing solution. Its tasks are controlled by a dedicated HW-RTOS that allows online scheduling of independent real-time and nonreal-time tasks. By incorporating a connected component labeling algorithm into this platform, we have been able to measure its benefits for real-time and dynamic image processing.
Fichier non déposé

Dates et versions

inria-00492864 , version 1 (17-06-2010)

Identifiants

  • HAL Id : inria-00492864 , version 1

Citer

Nicolas Ventroux, Raphael David. SCMP Architecture: An Asymmetric Multiprocessor System-on-Chip for Dynamic Applications. IFMT'10 - Second International Forum on Next Generation Multicore/Manycore Technologies, Jun 2010, Saint Malo, France. ⟨inria-00492864⟩
42 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More