Guarded Power Gating in a Multi-Core Setting

Abstract : Power gating is an increasingly important actuation knob in chip-level dynamic power management. In a multi-core setting, a key design issue in this context, is determining the right balance of gating at the unit-level (within a core) and at the core-level. Another issue is how to architect the predictive control associated with such gating, in order to ensure maximal power savings at minimal performance loss. We use an abstract, analytical modeling framework to understand and discuss the fundamental tradeoffs in such a design. We consider plausible ranges of software/hardware control latencies and workload characteristics to understand when and where it makes sense to disable one or both of the gating mechanisms (i.e. intra- and inter-core). The overall goal of this research is to devise predictive power gating algorithms in a multi-core setting, with built-in “guard” mechanisms to prevent negative outcomes: e.g. a net increase in power consumption or an unacceptable level of performance loss.
Type de document :
Communication dans un congrès
John Carter and Karthick Rajamani. WEED 2010 - Workshop on Energy-Efficient Design, Jun 2010, Saint Malo, France. 2010
Liste complète des métadonnées

Littérature citée [5 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00492866
Contributeur : Ist Rennes <>
Soumis le : jeudi 17 juin 2010 - 13:00:10
Dernière modification le : dimanche 17 décembre 2017 - 07:04:03
Document(s) archivé(s) le : lundi 20 septembre 2010 - 17:22:03

Fichier

WEED-madan.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00492866, version 1

Collections

Citation

Niti Madan, Alper Buyuktosunoglu, Pradip Bose, Murali Annavaram. Guarded Power Gating in a Multi-Core Setting. John Carter and Karthick Rajamani. WEED 2010 - Workshop on Energy-Efficient Design, Jun 2010, Saint Malo, France. 2010. 〈inria-00492866〉

Partager

Métriques

Consultations de la notice

93

Téléchargements de fichiers

161