E. Perelman, Using SimPoint for accurate and efficient simulation, ACM SIGMETRICS Performance Evaluation Review, vol.31, issue.1, pp.318-319, 2003.
DOI : 10.1145/885651.781076

B. M. Beckmann, ASR: Adaptive Selective Replication for CMP Caches, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), 2006.
DOI : 10.1109/MICRO.2006.10

M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely-jr, and J. Emer, Adaptive insertion policies for high-performance caching, 2007.

M. K. Qureshi, A Case for MLP-Aware Cache Replacement, 33rd International Symposium on Computer Architecture (ISCA'06), 2006.
DOI : 10.1109/ISCA.2006.5

M. Kharbutli and Y. Solihin, Counter-Based Cache Replacement and Bypassing Algorithms, IEEE Transactions on Computers, vol.57, issue.4, pp.433-447, 2008.
DOI : 10.1109/TC.2007.70816

H. Liu, M. Ferdman, J. Huh, and D. Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, 2008 41st IEEE/ACM International Symposium on Microarchitecture, 2008.
DOI : 10.1109/MICRO.2008.4771793

M. Zahran, Cache Replacement Policy Revisited, the Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD) held in conjunction with ISCA, 2007.

M. Zahran and S. A. Mckee, Adaptive Block Placement Policy for Cache Hierarchies, SMART'09:3rd Workshop on Statistical and Machine learning approaches to Architectures and compilation, 2009.

C. Zhang and B. Xue, Divide-and-conquer, Proceedings of the 23rd international conference on Conference on Supercomputing, ICS '09, 2009.
DOI : 10.1145/1542275.1542291

J. Jeong and M. Dubois, Cost-sensitive cache replacement algorithms Pin - Dyn mic Bin ry Instrument tion Tool A a a a, 9th HPCA, 2003.

P. Michaud, Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration, 10th International Symposium on High Performance Computer Architecture (HPCA'04), 2004.
DOI : 10.1109/HPCA.2004.10026