N. Agarwal, T. Krishna, L. Peh, and N. Jha, GAR- NET: A detailed on-chip network model inside a fullsystem simulator, Performance Analysis of Systems and Software, ISPASS, 2009.

W. Dally and B. Towles, Route packets, not wires: onchip interconnection networks, Design Automation Conference, DAC, 2001.

W. Dally and B. Towles, Principles and Practices of Interconnection Networks, 2003.

N. Genko, D. Atienza, G. De-micheli, J. Mendias, R. Hermida et al., A complete network-onchip emulation framework, Design, Automation and Test in Europe, DATE, 2005.

N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen et al., SimFlex, ACM SIGMETRICS Performance Evaluation Review, vol.31, issue.4, pp.31-34, 2004.
DOI : 10.1145/1054907.1054914

Y. Krasteva, F. Criado, E. De-la-torre, and T. Riesgo, A Fast Emulation-Based NoC Prototyping Framework, 2008 International Conference on Reconfigurable Computing and FPGAs, 2008.
DOI : 10.1109/ReConFig.2008.74

V. Puente, J. Gregorio, and R. Beivide, SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, 2002.
DOI : 10.1109/EMPDP.2002.994207

G. Schelle and D. Grunwald, Onchip interconnect exploration for multicore processors utilizing FPGAs, 2nd Workshop on Architecture Research using FPGA Platforms, 2006.

P. Wolkotte, P. Holzenspies, and G. Smit, Fast, Accurate and Detailed NoC Simulations, First International Symposium on Networks-on-Chip (NOCS'07), 2007.
DOI : 10.1109/NOCS.2007.18