FaulTM: Fault-Tolerance Using Hardware Transactional Memory

Abstract : Fault-tolerance has become an essential concern for processor designers due to increasing soft-error rates. In this study, we are motivated by the fact that Transactional Memory (TM) hardware provides an ideal base upon which to build a fault-tolerant system. We show how it is possible to provide low-cost faulttolerance for serial programs by using a minimallymodified Hardware Transactional Memory (HTM) that features lazy conflict detection, lazy data versioning. This scheme, called FaulTM, employs a hybrid hardware-software fault-tolerance technique. On the software side, FaulTM programming model is able to provide the flexibility for programmers to decide between performance and reliability. Our experimental results indicate that FaulTM produces relatively less performance overhead by reducing the number of comparisons and by leveraging already proposed TM hardware. We also conduct experiments which indicate that the baseline FaulTM design has a good error coverage. To the best of our knowledge, this is the first architectural fault-tolerance proposal using Hardware Transactional Memory.
Type de document :
Communication dans un congrès
Wei Liu and Scott Mahlke and Tin-fook Ngai. Pespma 2010 - Workshop on Parallel Execution of Sequential Programs on Multi-core Architecture, Jun 2010, Saint Malo, France. 2010
Liste complète des métadonnées

Littérature citée [26 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00494285
Contributeur : Ist Rennes <>
Soumis le : mardi 22 juin 2010 - 15:51:57
Dernière modification le : mercredi 29 novembre 2017 - 09:51:20
Document(s) archivé(s) le : vendredi 24 septembre 2010 - 17:49:31

Fichier

PESPMA-yalcin.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00494285, version 1

Collections

Citation

Gulay Yalcin, Osman Unsal, Ibrahim Hur, Adrian Cristal, Mateo Valero. FaulTM: Fault-Tolerance Using Hardware Transactional Memory. Wei Liu and Scott Mahlke and Tin-fook Ngai. Pespma 2010 - Workshop on Parallel Execution of Sequential Programs on Multi-core Architecture, Jun 2010, Saint Malo, France. 2010. 〈inria-00494285〉

Partager

Métriques

Consultations de la notice

405

Téléchargements de fichiers

486